TMPR4937XBG-300 Toshiba, TMPR4937XBG-300 Datasheet
TMPR4937XBG-300
Specifications of TMPR4937XBG-300
Available stocks
Related parts for TMPR4937XBG-300
TMPR4937XBG-300 Summary of contents
Page 1
TX System RISC TX49 Family TMPR4937 Rev. 2.0 ...
Page 2
... Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property ...
Page 3
... Thank you for new or continued patronage of TOSHIBA semiconductor products. This is the 2005 edition of the user’s manual for the TMPR4937 64-bit RISC microprocessor. This databook is written accessible to engineers who may be designing a TOSHIBA microprocessor into their products for the first time. No prior knowledge of this device is assumed. What we offer here is basic information about the microprocessor, a discussion of the application fields in which the microprocessor is utilized, and an overview of design methods ...
Page 4
...
Page 5
Handling precautions TMPR4937 1. Overview and Features ........................................................................................................................................... 1-1 1.1 Overview........................................................................................................................................................ 1-1 1.2 Features .......................................................................................................................................................... 1-1 1.2.1 Features of the TX49/H3 core.............................................................................................................. 1-2 1.2.2 Features of TX4937 peripheral functions ............................................................................................ 1-2 2. Configuration.......................................................................................................................................................... 2-1 2.1 TX4937 block diagram .................................................................................................................................. 2-1 ...
Page 6
Power Reduction for Peripheral Modules............................................................................................ 6-5 6.3 Power-On Sequence ....................................................................................................................................... 6-6 7. External Bus Controller .......................................................................................................................................... 7-1 7.1 Features .......................................................................................................................................................... 7-1 7.2 Block Diagram ............................................................................................................................................... 7-2 7.3 Detailed Explanation...................................................................................................................................... 7-3 7.3.1 External Bus Control Register ............................................................................................................. 7-3 7.3.2 Global/Boot-up ...
Page 7
DMA Destination Address Increment Register (DM0DAIRn, DM1DAIRn) .................................... 8-37 8.4.9 DMA Count Register (DM0CNTRn, DM1CNTRn).......................................................................... 8-38 8.4.10 DMA Memory Fiill Data Register (DM0MFDR, DM1MFDR) ........................................................ 8-39 8.5 Timing Diagrams ......................................................................................................................................... 8-40 8.5.1 Single Address Single Transfer from Memory to ...
Page 8
Initiator Function ............................................................................................................................... 10-1 10.1.3 Target Function .................................................................................................................................. 10-2 10.1.4 PCI Arbiter......................................................................................................................................... 10-2 10.1.5 PDMAC (PCI DMA Controller)........................................................................................................ 10-2 10.2 Block Diagram ............................................................................................................................................. 10-3 10.3 Detailed Explanation.................................................................................................................................... 10-4 10.3.1 Terminology Explanation .................................................................................................................. 10-4 10.3.2 On-chip Register ................................................................................................................................ 10-4 10.3.3 ...
Page 9
G2P Memory Space 2 Address Mask Register (G2PM2MASK) 10.4.38 G2P I/O Space Address Mask Register (G2PIOMASK) 10.4.39 G2P Memory Space 0 PCI Base Address Register (G2PM0PBASE) 10.4.40 G2P Memory Space 1 PCI Base Address Register (G2PM1PBASE) 10.4.41 G2P Memory ...
Page 10
FIFO Control Register 0 (SIFCR0) 0xF310 (Ch. 0) FIFO Control Register 1 (SIFCR1) 0xF410 (Ch. 1) .........................................................................11-20 11.4.6 Flow Control Register 0 (SIFLCR0) 0xF314 (Ch. 0) Flow Control Register 1 (SIFLCR1) 0xF414 (Ch. 1) .......................................................................11-21 11.4.7 Baud Rate Control ...
Page 11
GPIO Operation ............................................................................................................................... 14-14 14.3.8 Interrupt ........................................................................................................................................... 14-15 14.3.9 AC-link Low-power Mode .............................................................................................................. 14-15 14.4 Registers..................................................................................................................................................... 14-16 14.4.1 ACLC Control Enable Register 0xF700 ......................................................................................... 14-17 14.4.2 ACLC Control Disable Register 0xF704 ........................................................................................ 14-20 14.4.3 ACLC CODEC Register Access Register ...
Page 12
Removed ........................................................................................................................................................... 16-1 17. Removed ........................................................................................................................................................... 17-1 18. Removed ........................................................................................................................................................... 18-1 19. Removed ........................................................................................................................................................... 19-1 20. Extended EJTAG Interface ................................................................................................................................... 20-1 20.1 Extended EJTAG Interface .......................................................................................................................... 20-1 20.2 JTAG Boundary Scan Test .......................................................................................................................... 20-2 20.2.1 JTAG Controller and Register ...
Page 13
TMPR4937 Revision History............................................................................................................................................1 Table of Contents ix ...
Page 14
Table of Contents x ...
Page 15
Handling Precautions ...
Page 16
...
Page 17
... Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. ...
Page 18
... Using Toshiba Semiconductors Safely 1-2 ...
Page 19
Safety Precautions This section lists important precautions which users of semiconductor devices (and anyone else) should observe in order to avoid injury and damage to property, and to ensure safe and correct use of devices. Please be sure that ...
Page 20
General Precautions regarding Semiconductor Devices Do not use devices under conditions exceeding their absolute maximum ratings (e.g. current, voltage, power dissipation or temperature). This may cause the device to break down, degrade its performance, or cause it to catch ...
Page 21
Precautions Specific to Each Product Group 2.2.1 Optical semiconductor devices When a visible semiconductor laser is operating, do not look directly into the laser beam or look through the optical system. This is highly likely to impair vision, and ...
Page 22
Do not use devices under conditions which exceed their absolute maximum ratings (current, voltage, power dissipation, temperature etc.). This may cause the device to break down, causing a large short-circuit current to flow, which may in turn cause it to ...
Page 23
General Safety Precautions and Usage Considerations This section is designed to help you gain a better understanding of semiconductor devices ensure the safety, quality and reliability of the devices which you incorporate into your designs. 3.1 ...
Page 24
Make sure that sections of the tape carrier which come into contact with installation devices or other electrical machinery are made of a low-resistance material. (f) Make sure that jigs and tools used in the assembly process do not ...
Page 25
When storing printed circuit boards which have devices mounted on them, use a board container or bag that is protected against static charge. To avoid the occurrence of static charge or discharge due to friction, keep the boards separate ...
Page 26
Storage 3.2.1 General storage • Avoid storage locations where devices will be exposed to moisture or direct sunlight. • Follow the instructions printed on the device cartons regarding transportation and storage. • The storage area temperature should be kept ...
Page 27
General Safety Precautions and Usage Considerations • If the 12-month storage period has expired the 30% humidity indicator shown in Figure 1 is pink when the packing is opened, it may be advisable, depending on the device ...
Page 28
... This section describes some general precautions which you should observe when designing circuits and when mounting devices on printed circuit boards. For more detailed information about each product family, refer to the relevant individual technical datasheets available from Toshiba. 3.3.1 Absolute maximum ratings Do not use devices under conditions in which their absolute maximum ratings (e ...
Page 29
CMOS logic IC inputs, for example, have extremely high impedance input pin is left open, it can easily pick up extraneous noise and become unstable. In this case, if the input voltage level reaches an intermediate level, it ...
Page 30
... For details of how to interface particular devices, consult the relevant technical datasheets and databooks. If you have any questions or doubts about interfacing, contact your nearest Toshiba office or distributor. 3 General Safety Precautions and Usage Considerations Ta θ ...
Page 31
Decoupling Spike currents generated during switching can cause Vcc (Vdd) and GND (Vss) voltage levels to fluctuate, causing ringing in the output waveform or a delay in response speed. (The power supply and GND wiring impedance is normally 50 ...
Page 32
Peripheral circuits In most cases semiconductor devices are used with peripheral circuits and components. The input and output signal voltages and currents in these circuits must be chosen to match the semiconductor device’s specifications. The following factors must be ...
Page 33
Inspection Sequence Do not insert devices in the wrong orientation. Make sure that the positive and negative electrodes of the power supply are correctly connected. Otherwise, the rated maximum current or maximum power dissipation may be exceeded and the ...
Page 34
If lead insertion hole intervals on the printed circuit board do not precisely match the lead pitch of the device, do not attempt to forcibly insert devices by pressing on them or by pulling on their leads. (3) For ...
Page 35
Soldering temperature profile The soldering temperature and heating time vary from device to device. Therefore, when specifying the mounting conditions, refer to the individual datasheets and databooks for the devices used. (1) Using medium infrared ray reflow • Heating ...
Page 36
... Electrical contact may also cause a chip to fail. Therefore, when mounting devices, make sure that nothing comes into electrical contact with the reverse side of the chip. If your design requires connecting the reverse side of the chip to the circuit board, please consult Toshiba or a Toshiba distributor beforehand. ...
Page 37
... When handling chips, be careful not to expose them to static electricity. In particular, measures must be taken to prevent static damage during the mounting of chips. With this in mind, Toshiba recommend mounting all peripheral parts first and then mounting chips last (after all other components have been mounted). ...
Page 38
Tightening torque (1) Make sure the screws are tightened with fastening torques not exceeding the torque values stipulated in individual datasheets and databooks for the devices used. (2) Do not allow a power screwdriver (electrical or air-driven) to touch ...
Page 39
Strong electrical and magnetic fields Devices exposed to strong magnetic fields can undergo a polarization phenomenon in their plastic material, or within the chip, which gives rise to abnormal symptoms such as impedance changes or increased leakage current. Failures ...
Page 40
General Safety Precautions and Usage Considerations 3-18 ...
Page 41
... Resonators recommended for use with Toshiba products in microcontroller oscillator applications are listed in Toshiba databooks along with information about oscillation conditions. If you use a resonator not included in this list, please consult Toshiba or the resonator manufacturer concerning the suitability of the device for your application. ...
Page 42
Precautions and Usage Considerations 4-2 ...
Page 43
TMPR4937 2005-3 Rev. 2.0 ...
Page 44
...
Page 45
Conventions in this Manual Value Conventions • Hexadecimal values are expressed as in the following example. (This value is expressed the decimal system.) • KB (kilobyte) = 1,024 Bytes, MB (megabyte) = 1,024 × 1,024 = 1,048,576 ...
Page 46
... Any function described as a “diagnostic function” is used to facilitate operation evaluations. The operation of such functions is not guaranteed. References 64-bit TX System RISC TX49/H2, TX49/H3, TX49/H4 Core Architecture (http://www.semicon.toshiba.co.jp/eng/index.html) MIPS RISC Architecture, Gerry Kane and Joe Heinrich (ISBN 0-13-590472-2) See MIPS Run, Dominic Sweetman (ISBN 1-55860-410-3) MIPS Publications (http://www.mips.com/publications/) PCI Local Bus Specification Revision 2 ...
Page 47
... This allows the TX4937 to show its capacity as a high-performance CPU core. 1.2 Features • TX49/H3 core Maximum Operating Frequency: 300 MHz (TMPR4937XBG-300), 333 MHz (TMPR4937XBG-333) On-chip IEEE754-compliant single/double precision floating point unit (FPU) function • External Bus Controller (8 channels) • ...
Page 48
... Features of the TX49/H3 core The TX49/H3 core is a high-performance, low power consumption 64-bit RISC CPU core that Toshiba developed. • 64-bit operation • 32 64-bit integer general-purpose registers • physical address space • Optimized 5-stage pipeline • Instruction Set Upwards compatible MIPS III ISA ...
Page 49
Direct Memory Access Controllers (DMAC) The TX4937 has two DMA Controllers for invoking DMA transfer with memory and I/O devices. Each DMA Controller has 4 built-in DMA Channels. • Can set internal/external DMA requests • Supports as internal DMA ...
Page 50
Serial I/O port (SIO) The TX4937 has an on-chip 2-channel asynchronous serial I/O interface (full duplex UART) • Full duplex UART × 2 channels • On-chip baud rate generator • FIFO Transmission: on-chip 8-bit × 8-stage FIFO Reception: on-chip ...
Page 51
Can select either the Edge or Level interrupt detection mode for each external interrupt • Has a built-in 16-bit read/write register as a flag register for interrupt requests. Can request interrupts to an external device or to the TX49/H3 ...
Page 52
Chapter 1 Overview and Features 1-6 ...
Page 53
Configuration 2.1 TX4937 block diagram Figure 2.1 internal block diagram of the TX4937. TX49/H3 Core HALTDOZE TEST[4:0]* TEST BYPASSPLL* CGRESET* MASTERCLK PCIAD[31:0] C_BE[3:0] PAR FRAME* IRDY* TRDY* STOP* ID_SEL DEVSEL* PCIC REQ[3:0]* GNT[3:0]* PERR* SERR* LOCK* M66EN ...
Page 54
The TX4937 has the following blocks. (1) TX49/H3 Core: Consists of a CPU, System Control Coprocessor (CP0), Instruction cache, Data cache, Floating-point Unit (FPU), write buffer (WBU), Debugging Support Unit (DSU), and a G-Bus I/F. • FPU: An IEEE754-compliant single-precision ...
Page 55
Signals 3.1 Pin Signal Description In the following tables, asterisks at the end of signal names indicate active-low signals. In the Type column, PU indicates that the pin is equipped with an internal pull-up resister and PD indicates that ...
Page 56
SDRAM Interface Signals Table 3.1.2 SDRAM Interface Signals Signal Name Type SDCLK[3:0] Output SDRAM Controller Clock Clock signals used by SDRAM. The clock frequency is the same as the G-Bus clock (GBUSCLK) frequency. When these clock signals are not ...
Page 57
External Interface Signals Table 3.1.3 External Interface Signals Signal Name Type SYSCLK Output System Clock Clock for external I/O devices. Outputs a clock in full speed mode (at the same frequency as the G-Bus clock (GBUSCLK) frequency), half speed ...
Page 58
DMA Interface Signals Signal Name Type DMAREQ[3:0] Input DMA Request PU DMA transfer request signals from an external I/O device. The DMAREQ[2] signal shares the pin with the ACRESET* signal. The boot configuration signal on the ADDR[9] pin selects ...
Page 59
Table 3.1.5 PCI Interface Signals (2/2) Signal Name Type DEVSEL* Input/output Device Select The target asserts this signal in response to access from the initiator. REQ[3:2]* Input Request Signals used by the master to request bus mastership. The boot configuration ...
Page 60
Serial I/O Interface Signals Table 3.1.6 Serial I/O Interface Signals Signal Name Type CTS [1:0]* Input SIO Clear to Send PU CTS* signals. RTS [1:0]* Output SIO Request to Send RTS* signals. RXD[1:0] Input SIO Receive Data PU Serial ...
Page 61
... BITCLK shares the pin with the PIO[2] signal. The boot configuration signal on the ADDR[9] pin selects between BITCLK and PIO[2] (refer to Section “3.3 Pin multiplex”). When this pin is used as BITCLK, pull down by the resister on the board. (Regarding the value of register, please ask the Engineering Department in Toshiba). 3.1.10 Interrupt Signals ...
Page 62
Extended EJTAG Interface Signals Table 3.1.11 Extended EJTAG Interface Signals Signal Name Type TCK Input JTAG Test Clock Input PU Clock input signal for JTAG. TCK is used to execute JTAG instructions and input/output data. TDI/DINT* Input JTAG Test ...
Page 63
... Test pins. These pins must be left open or fixed to High. TEST[1]* may be used when debugging the system. Toshiba recommends that your board design enable the pin to be driven low after the TX4937 is mounted on the PC board. Contact Toshiba technical staff for more information on the TEST[1]* functions. 3.1.15 Power Supply Pins ...
Page 64
Boot Configuration The ADDR[19:0] and DATA[15:0] signals can also function as configuration signals for initially setting various functions upon booting the system. The states of the configuration signals immediately after the RESET* or CGRESET* signal is deasserted are read ...
Page 65
Table 3.2.2 Boot Configuration Specified with the ADDR[19:0] Signals (1/2) Signal Description ADDR[19] PCI Controller Mode Select Specifies the operating mode of the TX4937 PCI controller Satellite H = Host ADDR[18] Select Shared I/O Pins Specifies the function ...
Page 66
Table 3.2.2 Boot Configuration Specified with the ADDR[19:0] Signals (2/2) Signal Description ADDR[4] Initial Setting of Boot Select initial setting derivability of SDRAM interface signals L = 8mA H = 16mA DATA[63:0], CB[7:0], DQM[7:0] ADDR[3:0] CPUCLK Clock Speed Setting Specifies ...
Page 67
Table 3.2.3 Boot Configuration Specified with the DATA[22:0] Signals Signal Description DATA[22:16] Reserved DATA[15:8] Boot Configuration Reads the board information and accordingly sets the boot configuration field (BCFG) of the chip configuration register (CCFG). DATA[7] TX49/H3 Internal Timer Interrupt Disable ...
Page 68
Pin multiplex The TX4937 has some multiplexed pins. Each pin is used for different functions depending on the settings of the ADDR[18]/[9] boot configuration signal. Table 3.3.1 shows how to set the function for each pin. Setting of Boot ...
Page 69
Address Mapping This chapter explains the physical address map of TX4937. Please refer to "64-bit TX System RISC TX49/H2, TX49/H3, TX49/H4 Core Architecture" about the details of mapping to a physical address from the virtual address of TX49/H3 core. ...
Page 70
Register Map 4.2.1 Addressing TX4937 internal registers are to be accessed through 64 K bytes address space that is based on physical address 0xF_FF1F_0000 or pointed address by RAMP register (refer to 5.2.7). Figure 4.2.1 shows how to generate ...
Page 71
Register Map Please refer to “10.5 PCI Configuration Space Register” about PCI configuration register. Offset Address 0x0000 to 0x7FFF 0x8000 to 0x8FFF 0x9000 to 0x9FFF 0xA000 to 0xAFFF 0xB000 to 0xB7FF 0xB800 to 0xBFFF 0xD000 to 0xDFFF 0xE000 to ...
Page 72
Offset Address Register Size (bit) Register Symbol SDRAM Controller (SDRAMC) 0x8000 64 0x8008 64 0x8010 64 0x8018 64 0x8040 64 0x8058 64 External Bus Controller (EBUSC) 0x9000 64 0x9008 64 0x9010 64 0x9018 64 0x9020 64 0x9028 64 0x9030 64 ...
Page 73
Offset Address Register Size (bit) Register Symbol DMA Controller (DMAC0) 0xB000 64 0xB008 64 0xB010 64 0xB018 64 0xB020 64 0xB028 64 0xB030 64 0xB038 64 0xB040 64 0xB048 64 0xB050 64 0xB058 64 0xB060 64 0xB068 64 0xB070 64 ...
Page 74
Offset Address Register Size (bit) Register Symbol DMA Controller (DMAC1) 0xB800 64 0xB808 64 0xB810 64 0xB818 64 0xB820 64 0xB828 64 0xB830 64 0xB838 64 0xB840 64 0xB848 64 0xB850 64 0xB858 64 0xB860 64 0xB868 64 0xB870 64 ...
Page 75
Offset Address Register Size (bit) Register Symbol PCI Controller (PCIC) 0xD000 32 0xD004 32 0xD008 32 0xD00C 32 0xD010 32 0xD014 32 0xD018 32 0xD01C 32 0xD020 32 0xD024 32 0xD02C 32 0xD034 32 0xD03C 32 0xD040 32 0xD080 32 ...
Page 76
Table 4.2.3 Internal Registers (5/9) Offset Address Register Size (bit) Register Symbol 0xD120 64 0xD128 64 0xD130 64 0xD138 64 0xD140 32 0xD144 32 0xD148 32 0xD14C 32 0xD150 64 0xD158 64 0xD160 64 0xD168 64 0xD170 32 0xD174 32 ...
Page 77
Offset Address Register Size (bit) Register Symbol Configuration 0xE000 64 0xE008 64 0xE010 64 0xE018 64 0xE020 64 0xE030 64 0xE048 64 Timer (Channel 0) 0xF000 32 0xF004 32 0xF008 32 0xF00C 32 0xF010 32 0xF020 32 0xF030 32 0xF0F0 ...
Page 78
Offset Address Register Size (bit) Register Symbol Serial I/O (Channel 0) 0xF300 32 0xF304 32 0xF308 32 0xF30C 32 0xF310 32 0xF314 32 0xF318 32 0xF31C 32 0xF320 32 Serial I/O (Channel 1) 0xF400 32 0xF404 32 0xF408 32 0xF40C ...
Page 79
Offset Address Register Size (bit) Register Symbol Interrupt Controller (IRC) 0xF510 32 0xF514 32 0xF518 32 0xF51C 32 0xF520 32 0xF524 32 0xF600 32 0xF604 32 0xF608 32 0xF610 32 0xF614 32 0xF618 32 0xF61C 32 0xF620 32 0xF624 32 ...
Page 80
Offset Address Register Size (bit) Register Symbol AC-link Controller (ACLC) 0xF700 32 0xF704 32 0xF708 32 0xF710 32 0xF714 32 0xF718 32 0xF71C 32 0xF720 32 0xF740 32 0xF744 32 0xF748 32 0xF74C 32 0xF750 32 0xF780 32 0xF784 32 ...
Page 81
Configuration Registers 5.1 Detailed Description The configuration registers set up and control the basic functionality of the entire TX4937. Refer to Section 5.2 for details of each configuration register. Also refer to sections mentioned in the description about each ...
Page 82
Registers Table 5.2.1 lists the configuration registers. Table 5.2.1 Configuration Register Mapping Offset Address Size in Bits 0xE000 64 0xE008 64 0xE010 64 0xE018 64 0xE020 64 0xE030 64 0xE048 64 Any address not defined in this table is ...
Page 83
Chip Configuration Register (CCFG) For the bit fields whose initial values are set by boot configuration (refer to Section 3.2), the initial input signal level and the corresponding register value are indicated Reserved ...
Page 84
Bit Mnemonic Field Name PCI 66MHz Used to inform the device connected to the PCI bus that PCI66 Mode MHz operation performed. This bit is valid only when the PCI controller of the TX4937 ...
Page 85
Bit Mnemonic Field Name 12:10 PCIDIVMODE PCICLK Specifies the frequency division ratio of the PCI bus clock Frequency output (PCICLK[5:0]) frequency to the clock frequency Division Ratio (CPUCLK) of the TX49/H3 core. 001: PCICLK frequency = CPUCLK frequency ÷ 4 ...
Page 86
... Indicates the major revision of the product. Code Contact Toshiba technical staff for the latest information. 3:0 MINREV Minor Revision Indicates the minor revision of the product. Code Contact Toshiba technical staff for the latest information. Figure 5.2.2 Chip Revision ID Register Chapter 5 Configuration Registers 0xE008 Reserved Reserved PCODE R ...
Page 87
Pin Configuration Register (PCFG) For the bit fields whose initial values are set by boot configuration (refer to Section 3.2), the initial input signal level and the corresponding register value are indicated. 63 Reserved DRVCS[2:0] DRVCK[3:0] ...
Page 88
Bit Mnemonic Field Name WE Signal 49 DRVWE Specifies the driving capability of the WE* signal. Control SDRAM CS Specifies the driving capability of the SDCS[3:0]* signals. 48:45 ...
Page 89
Bit Mnemonic Field Name Shared-Pin Indicates which function, PIO[15:8] or CB[7:0], the shared pins 8 SEL1 Status 1 are set to The shared pins are set to PIO[15:8 The shared pins are set to ...
Page 90
Timeout Error Access Address Register (TOEA Reserved 31 15 Bit Mnemonic Field Name ⎯ 63:36 Reserved Timeout Error Holds the G-Bus address for the G-Bus cycle in which the 35:0 TOEA Access latest G-Bus timeout error was ...
Page 91
Clock Control Register (CLKCTR) Bit 32 and bits 15-0 are reset bits for the on-chip peripheral modules. To bring on-chip peripheral modules out of the reset state, the corresponding bits must be cleared by software. Before clearing them, wait ...
Page 92
Bit Mnemonic Field Name SIO0 Clock 17 SIO0CKD Controls clock pulses for the SIO0 controller. Disable 0 = Supply clock pulses not supply clock pulses. SIO1 Clock 16 SIO1CKD Controls clock pulses for the SIO1 controller. Disable ...
Page 93
G-Bus Arbiter Control Register (GARBC ARBMD R Reserved Bit Mnemonic Field Name ⎯ 63:32 Reserved Arbitration 31 ARBMD Specifies how to prioritize G-Bus arbitration. Mode 0 = Fixed priority. The G-Bus arbitration ...
Page 94
Register Address Mapping Register (RAMP Reserved 15 Bit Mnemonic Field Name ⎯ 63:20 Reserved Register This is a base address register for the TX4937 built-in 19:0 RAMP[35:16] Address registers. It holds the high-order 20 bits of ...
Page 95
Clocks 6.1 TX4937 Clock Signals Figure 6.1.1 shows the configuration of TX4937 blocks and clock signals. Table 6.1.1 describes each clock signal. Table 6.1.2 shows the relationship among different clock signals when the CPU clock frequency is 266 MHz. ...
Page 96
Table 6.1.1 TX4937 Clock Signals (1/2) Clock Input/Output MASTERCLK Input Master input clock for the TX4937. The TX4937 internal clock generator multiplies or divides MASTERCLK to generate internal clock pulses. CPUCLK Internal signal Clock supplied to the TX49/H3 core. PLL1 ...
Page 97
Table 6.1.1 TX4937 Clock Signals (2/2) Clock Input/Output PCICLK[5:0] Output Clock supplied to devices on the PCI bus. The PCICLKEN bit of the PCFG register can disable the output of PCICLK. The frequency depends on boot configuration signals ADDR[11:10] or ...
Page 98
... HLLL (×16.0) 59.1 LHHH (×4.5) 59.1 14.8 LLHH (×18.0) † The CCFG.PCIDIVMODE[2:1] field is setting by the boot configuration ADDR[11:10]. Table 6.1.3 Relationship Among Different Clock Frequencies (for TMPR4937XBG-300, CPUCLK = 300 MHz) Master Clock (Input) Internal Clock and Boot Configured Settings Boot Configured ...
Page 99
... Table 6.1.4 Relationship Among Different Clock Frequencies (for TMPR4937XBG-333, CPUCLK = 333 MHz) Master Clock (Input) Internal Clock and Boot Configured Settings Boot Configured MASTERCLK CPUCLK GBUSCLK IMBUSCLK Setting (MHz) (MHz) (MHz) ADDR[3:0] - HHHH(x2. HLHH(x8.0) 133 HHHL (x2.5) 133 33 HLHL (x10.0) 111 HHLH (x3 ...
Page 100
Power-On Sequence Vdd MASTERCLK RESET* CGRESET* PLL settling time PLL1 output CPUCLK GBUSCLK PCICLK PCICLKIN (when PCICLK is fed back) PLL2 output PCICLKO (clock for TX4937 PCI controller) Figure 6.3.1 Power-On Sequence Chapter 6 Clocks PLL settling time 6-6 ...
Page 101
External Bus Controller 7.1 Features The External Bus Controller is used for accessing ROM, SRAM memory, and I/O peripherals. The features of this bus are described below. (1) 8 independent channels (2) Supports access to ROM (mask ROM, page ...
Page 102
Block Diagram G-Bus G-Bus I/F ACEHOLD Register Address Decoder Boot Options Host I/F Timing Control EBIF CONTROL Figure 7.2.1 Block Diagram of External Bus Controller Chapter 7 External Bus Controller External Bus Controller (EBUSC) Channel Control Register CH0 Address ...
Page 103
Detailed Explanation 7.3.1 External Bus Control Register The External Bus Controller (EBUSC) has eight channels. This register contains one Channel Control Register (EBCCRn) for each channel, and all settings can be made independently for each channel. Either Word or ...
Page 104
Global/Boot-up Options In addition to the settings made separately for each channel, the Channel Control Registers can also use global options that make settings common to all channels. External Bus Controller Channel 0 can be used as a Boot ...
Page 105
Address Mapping Each of the eight channels can use the Base Address field (EBCCRn.BA[35:20]) and the Channel Size field (EBCCRn.CS[3:0]) of the External Bus Channel Control Register to map to any physical address. A channel is selected when the ...
Page 106
External Address Output The maximum memory space size for each channel (230B). Addresses are output by dividing the 20-bit ADDR[19:0] signal into two parts: the upper address and the lower address. The address bit output to ...
Page 107
Data Bus Size The External Bus Controller supports devices with a data bus width of 8 bits, 16 bits, and 32 bits. The data bus width is selected using the BSZ field of the Channel Control Register (EBCCRn). The ...
Page 108
Bus Width Mode DATA[7:0] becomes valid. Bits [19:0] of the physical address are output to ADDR[19:0]. The internal address bits [27:20], which are the upper address, are multiplexed to external ADDR[19:12]. In other words, the address is shifted ...
Page 109
Access Mode The following four modes are available as controller access modes. These modes can be set separately for each channel. • Normal mode • Page mode • External ACK mode • Ready mode Depending on the combination of ...
Page 110
Normal Mode When in this mode, the ACK*/Ready signal becomes an ACK* output when the ACK*/Ready Dynamic mode. The ACK*/Ready signal becomes High-Z when the ACK*/Ready Static mode. Wait cycles are inserted according ...
Page 111
Ready Mode When in this mode, the ACK*/Ready pin becomes Ready input, and the cycle is ended by Ready input from an external device. Ready input is internally synchronized. See Section “7.3.7.5 Ready Input Timing” for more information regarding ...
Page 112
Page Mode When in this mode, the ACK*/Ready pin becomes ACK* output when the Dynamic mode. When the ACK*/Ready Static mode, the ACK*/Ready signal becomes HiZ. Wait cycles are inserted into the access ...
Page 113
Access Timing 7.3.7.1 SHWT Option The SHWT option is selected when the SHWT (Setup/Hold Wait Time) field of the Channel Control Register is a value other than “0.” This option inserts Setup cycles and Hold cycles between signals as ...
Page 114
SYSCLK CE*/BE* ADDR [19:0] OE* SWE*/BWE* DATA [31:0] ACK*/READY (Output) Figure 7.3.6 SHWT 1 Wait (Normal Mode, Single Read/Write Cycle) 7.3.7.2 ACK*/READY Input/Output Switching Timing When in the ACK*/Ready Static mode, the ACK*/Ready signal is always an input signal. When ...
Page 115
ACK* Output Timing (Normal Mode, Page Mode) When in the Normal mode and Page mode of the ACK*/Ready Dynamic mode, the ACK* signal becomes an output signal and is asserted for one clock cycle to send notification to the ...
Page 116
ACK* Input Timing (External ACK Mode) The ACK* signal becomes an input signal when in the external ACK mode. During a Read cycle, data is latched two clock cycles after assertion of the ACK* signal is acknowledged (Figure 7.3.9 ...
Page 117
SYSCLK CE* ADDR [19:0] OE* DATA [31:0] ACK*/READY (Input) Figure 7.3.11 ACK* Input Timing (Burst Read Cycle) SYSCLK CE* ADDR [19:0] SWE*/BWE* DATA [31:0] ACK*/READY (Input) Acknowledge ACK* Figure 7.3.12 ACK* Input Timing (Burst Write Cycle) Chapter 7 External Bus ...
Page 118
Ready Input Timing The ACK*/Ready pin is used as a Ready input when in the Ready mode. The Ready input timing is the same as the ACK* input timing explained in 7.3.7.4 ACK* Input Timing (External ACK Mode) with ...
Page 119
SYSCLK CE* ADDR [19:0] SWE*/BWE* DATA [31:0] ACK*/READY (Input) SYSCLK CE* ADDR [19:0] SWE*/BWE* DATA [31:0] ACK*/READY (Input) Start Ready Check Figure 7.3.14 Ready Input Timing (Write Cycle) 7.3.8 Clock Options External devices connected to the external bus can use ...
Page 120
Register Table 7.4.1 External Bus Controller (EBUSC) Registers Offset Address Bit Width Register Symbol 0x9000 64 0x9008 64 0x9010 64 0x9018 64 0x9020 64 0x9028 64 0x9030 64 0x9038 64 Chapter 7 External Bus Controller Register Name EBCCR0 E-Bus ...
Page 121
External Bus Channel Control Register (EBCCRn) Channel 0 can be used as Boot memory. Therefore, the default is set by the Boot signal (see 7.3.2 Global/Boot-up Options). Channels have the same register configuration as Channel 0, ...
Page 122
Bit Mnemonic Field Name Page Mode 17:16 PWT External Bus Control Page Mode Wait Time (Default 00) Wait time Specifies the wait cycle count during Burst access when in the Page mode. 00: 0 wait cycles 01: 1 ...
Page 123
Bit Mnemonic Field Name Ready Input 6 RDY External Bus Control Ready Input Mode (Default: 0) Mode Specifies whether to use the Ready mode. 0: Disable the Ready mode. 1: Enable the Ready mode. Note: The Ready mode cannot be ...
Page 124
Timing Diagrams 7.5 Please take the following points into account when referring to the timing diagrams. (1) The clock frequency of the SYSCLK signal can be set to one of the following divisions of the internal bus clock (GBUSCLK): 1/1, ...
Page 125
ACE* Signal Figure 7.5.1 ACE* Signal (CCFG.ACEHOLD=1, PWT: WT=0, SHWT=0, Normal) Chapter 7 External Bus Controller 7-25 ...
Page 126
Figure 7.5.2 ACE* Signal (CCFG.ACEHOLD=0, PWT: WT=0, SHWT=0, Normal) Chapter 7 External Bus Controller 7-26 ...
Page 127
Normal mode access (Single, 32-bit Bus) Figure 7.5.3 Double-word Single Write (PWT: WT=0, SHWT=0, Normal, 32-bit Bus) Chapter 7 External Bus Controller 7-27 ...
Page 128
S1 SYSCLK CE* ADDR[19:0] ACE* OE*/BUSSPRT* SWE* BWE* BE* f DATA[31:0] ACK* Figure 7.5.4 Double-word Single Read (PWT: WT=0, SHWT=0, Normal, 32-bit Bus) Chapter 7 External Bus Controller 7- ...
Page 129
Figure 7.5.5 1-word Single Write (PWT: WT=0, SHWT=0, Normal, 32-bit Bus) Chapter 7 External Bus Controller 7-29 ...
Page 130
Figure 7.5.6 1-word Single Read (PWT: WT=0, SHWT=0, Normal, 32-bit Bus) Chapter 7 External Bus Controller 7-30 ...
Page 131
Normal mode access (Burst, 32-bit Bus) Figure 7.5.7 4-word Burst Write (PWT: WT=1, SHWT=0, Normal, 32-bit Bus) Chapter 7 External Bus Controller 7-31 ...
Page 132
S1 SW1 S2 SYSCLK CE* ADDR[19:0] 0 ACE* OE*/BUSSPRT* SWE* BWE DATA[31:0] ACK* Figure 7.5.8 4-word Burst Write (PWT: WT=1, SHWT=0, Normal, 32-bit Bus) Chapter 7 External Bus Controller S1 SW1 S2 S1 SW1 ...
Page 133
Normal Mode Access (Single, 16-bit bus) Figure 7.5.9 Double-word Single Write (PWT: WT=0, SHWT=0, Normal, 16-bit Bus) Chapter 7 External Bus Controller 7-33 ...
Page 134
Figure 7.5.10 Double-word Single Read (PWT: WT=0, SHWT=0, Normal, 16-bit Bus) Chapter 7 External Bus Controller 7-34 ...
Page 135
Figure 7.5.11 Half-word Single Write (PWT: WT=0, SHWT=0, Normal, 16-bit Bus) Chapter 7 External Bus Controller 7-35 ...
Page 136
Figure 7.5.12 Half-word Single Read (PWT: WT=0, SHWT=0, Normal, 16-bit Bus) Chapter 7 External Bus Controller 7-36 ...
Page 137
Normal Mode Access (Burst, 16-bit Bus) Figure 7.5.13 4-word Burst Read (PWT: WT=0, SHWT=0, Normal, 16-bit Bus) Chapter 7 External Bus Controller 7-37 ...
Page 138
Figure 7.5.14 4-word Burst Write (PWT: WT=0, SHWT=0, Normal, 16-bit Bus) Chapter 7 External Bus Controller 7-38 ...
Page 139
Normal Mode Access (Single, 8-bit Bus) Figure 7.5.15 Double-word Single Write (PWT: WT=0, SHWT=0, Normal, 8-bit Bus) Chapter 7 External Bus Controller 7-39 ...
Page 140
Figure 7.5.16 Double-word Single Read (PWT: WT=0, SHWT=0, Normal, 8-bit Bus) Chapter 7 External Bus Controller 7-40 ...
Page 141
S1 SYSCLK CE* ADDR [19:0] ACE* OE*/BUSSPRT* SWE* BWE* f BE* f DATA [7:0] ACK* Figure 7.5.17 1-byte Single Write (PWT: WT=1, SHWT=0, Normal, 8-bit Bus) SYSCLK CE* ADDR [19:0] ACE* OE*/BUSSPRT* SWE* BWE* f BE* DATA [7:0] ACK* Figure ...
Page 142
Normal Mode Access (Burst, 8-bit Bus) Figure 7.5.19 4-word Burst Write (PWT: WT=0, SHWT=0, Normal, 8-bit Bus) Chapter 7 External Bus Controller 7-42 ...
Page 143
Figure 7.5.20 4-word Burst Read (PWT: WT=0, SHWT=0, Normal, 8-bit Bus) Chapter 7 External Bus Controller 7-43 ...
Page 144
Page Mode Access (Burst, 32-bit Bus) Figure 7.5.21 8-word Burst Write (WT=1, PWT=0, SHWT=0, 4-page, 32-bit Bus) Chapter 7 External Bus Controller 7-44 ...
Page 145
Figure 7.5.22 4-word Burst Read (WT=2, PWT=1, SHWT=0, 4-page, 32-bit Bus) Chapter 7 External Bus Controller 7-45 ...
Page 146
External ACK Mode Access (32-bit Bus) S1 SYSCLK CE* ADDR[19:0] ACE* OE*/BUSSPRT* SWE* BWE* f BE* f DATA[31:0] ACK* Note 1: The TX4937 sets the ACK* signal to High Impedance in the S1 State. Note 2: External devices drive ...
Page 147
Figure 7.5.25 4-word Burst Write (0 Wait, SHWT=0, External ACK*, 32-bit Bus) Chapter 7 External Bus Controller 7-47 ...
Page 148
Figure 7.5.26 4-word Burst Read (0 Wait, SHWT=0, External ACK*, 32-bit Bus) Chapter 7 External Bus Controller 7-48 ...
Page 149
Figure 7.5.27 Double-word Single Write (1 Wait, SHWT=2, External ACK*, 32-bit Bus) Chapter 7 External Bus Controller 7-49 ...
Page 150
Figure 7.5.28 Double-word Single Read (0 Wait, SHWT=2, External ACK*, 32-bit Bus) Chapter 7 External Bus Controller 7-50 ...
Page 151
AS1 AS2 CS1 SYSCLK CE* ADDR[19:0] ACE* OE*/BUSSPRT* SWE* BWE DATA[31:0] ACK* Figure 7.5.29 1-word Single Write (1 Wait, SHWT=2, External ACK*, 32-bit Bus) AS1 AS2 CS1 SYSCLK CE* ADDR[19:0] ACE* OE*/BUSSPRT* SWE* BWE DATA[31:0] ...
Page 152
READY Mode Access (32-bit Bus) Figure 7.5.31 1-word Single Write (PWT: WT=2, SHWT=1, READY, 32-bit Bus) Chapter 7 External Bus Controller 7-52 ...
Page 153
Figure 7.5.32 1-word Single Read (PWT: WT=2, SHWT=1, READY, 32-bit Bus) Chapter 7 External Bus Controller 7-53 ...
Page 154
Flash ROM, SRAM Usage Example 7.6 Figure 7.6.1 illustrates example Flash ROM connections, and Figure 7.6.2 illustrates example SRAM connections. Also, Figure 7.6.3 illustrates example connections with the SDRAM and the bus separated. Since connecting multiple memory devices such as ...
Page 155
TX4937 DQM[7] DQM[7:0] ADDR[17:5] ADDR[19:0] ADDR[19] ADDR[18] SDCS*[0] RAS* CAS* WE* SDCLKIN SDCLK[0] CKE DATA[63:0] CE*[0] SWE* OE* BUSSPRT* ADDR[12] ACE* Figure 7.6.3 Connection Example with SDRAM and the Bus Separated Chapter 7 External Bus Controller SDRAM (x16 Bits) DQM[6] ...
Page 156
Chapter 7 External Bus Controller 7-56 ...
Page 157
DMA Controller 8.1 Features The TX4937 contains two four-channel DMA Controller (DMAC0, DMAC1) that executes DMA (Direct Memory Access) with memory and I/O devices. The DMA Controller has the following characteristics. <DMAC0, DMAC1> • Has four on-chip DMA channels ...
Page 158
Block Diagram DMAC0 DMA Control 0 DM0MCR Block DM0MFDR G-Bus I/F FIFO (8 Double Words) DMA Channel Arbiter Figure 8.2.1 DMA0 Controller Block Diagram Chapter 8 DMA Controller DMAREQ[0] DM0CHAR0 DMA0 DREQ0 Channel 0 DM0SAR0 DMAACK[0] DM0DAR0 DACK0 DM0CNTR0 ...
Page 159
DMAC0 DMA1 Channel 0 DMA Control 1 DM1MCR Block DM1MFDR G-Bus I/F DMA1 Channel 1 FIFO (8 Double Words) DMA1 Channel 2 DMA Channel Arbiter DMA1 Channel 3 Figure 8.2.2 DMA1 Controller Block Diagram 8-3 Chapter 8 DMA Controller DM1CHAR0 ...
Page 160
Detailed Explanation 8.3.1 Transfer Mode The DMA Controller (DMAC0, DMAC1) supports five transfer mode types (refer to Table 8.3.1 below). The setting of the External Request bit (DMCCRn.EXTRQ) of the DMA Channel Control Register selects whether transfer with an ...
Page 161
On-chip Registers The DMA Controller has two shared registers that are shared by four channels. Section 8.4 explains each register in detail. • Shared Registers DMMCR: DMA Master Control Register DMMFDR: DMA Memory Fill Data Register • DMA Channel ...
Page 162
When edge detection is set (DMCCRn.EGREQ = 1) Please set up assertion of the DMAREQ[n] signal so the DMAREQ[n] signal is asserted after the DMAACK[n] signal corresponding to a previously asserted DMAREQ[n] signal is deasserted. The DMAREQ[n] signal will ...
Page 163
Dual Address Transfer If the Single Address bit (DMCCRn.SNGAD) has been cleared, access to external I/O devices and to external memory is each performed continuously. Each access is the same as normal access except when the DMAACK[n] signal is ...
Page 164
When the Chain End bit (CHDN) is cleared, the DMADONE* signal is asserted when the DMAACK[n] signal for the last data transfer in a DMA transfer specified by the current DMA Channel Register is asserted. Namely, if the Link List ...
Page 165
Memory-Memory Copy Mode It is possible to copy memory from any particular address to any other particular address when in the Memory-Memory Copy mode. Set the DMA Channel Control Register (DMCCRn) as follows. • DMCCRn.EXTRQ = 0: Memory Transfer ...
Page 166
Channel Register Settings During Single Address Transfer Table 8.3.2 shows restrictions of the Channel Register settings during Single Address transfer. If these restrictions are not met, then a Configuration Error is detected, the Configuration Error bit (CFERR) of the ...
Page 167
Burst Transfer During Single Address Transfer According to the SDRAM Controller and External Bus Controller specifications, the DMA Controller cannot perform Burst transfer that spans across 32-double word boundaries. Consequently, if the address that starts DMA transfer is not ...
Page 168
Dual Address Transfer This section explains the register settings for Dual Address transfer (DMCCRn.SNGAD = 0). This applies to the following DMA transfer modes. • External I/O (Dual Address) transfer • Internal I/O DMA transfer • Memory-Memory Copy transfer ...
Page 169
Table 8.3.3 Channel Register Setting Restrictions During Dual Address Transfer DMSARn[2:0] Transfer Setting DMSAIRn DMSAIRn Size setting is a setting is 0 (DMCCRn.XFSZ) negative or greater value 1 Byte *** *** 2 Bytes **0 **0 4 Bytes *00 *00 8 ...
Page 170
Source Address FIFO (8 Double Words Figure 8.3.3 Dual Address Burst Transfer (DMCCRn.USEXFSZ = 1) Figure 8.3.4 shows ...
Page 171
When the Destination Burst Inhibit bit (DMCCRn.DBINH) is set, data written from the FIFO to the Destination Address is divided into multiple 8-byte Single Write transfers, then transfer is executed. When the Burst Inhibit bit is set, the TX4937 always ...
Page 172
Source Address FIFO (8 Double Words (a) Address offset is equivalent ...
Page 173
DMA Transfer The sequence of DMA transfer that uses only the DMA Channel Register is as follows below. 1. Select DMA request signal When performing external I/O or internal I/O DMA, set the DMA Request Select field (PCFG.DMASEL) of ...
Page 174
Chain DMA Transfer Table 8.3.4 shows the data structure in memory that the DMA Command Descriptor has. When the Simple Chain bit (SMPCHN) of the DMA Channel Control Register (DMCCRn) is set, only the initial four double words are ...
Page 175
Figure 8.3.5 DMA Command Descriptor Chain The sequence of Chain DMA transfer is as follows below. ...
Page 176
Initiate DMA transfer Setting the address of the DMA Command Descriptor at the beginning of the chain list in the DMA Chain Address Register (DMCHARn) automatically initiates DMA transfer. First, the value stored in each field of the DMA ...
Page 177
Interrupts An interrupt number (10 – 13) of the Interrupt Controller is mapped to each channel. In addition, there are completion interrupts for when transfer ends normally and error interrupts for when transfer ends abnormally for each channel. When ...
Page 178
Arbitration Among DMA Channels The DMA Controller has an on-chip DMA Channel Arbiter that arbitrates bus ownership among four DMA channels that use the internal bus (G-Bus). There are two methods for determining priority: the round robin method and ...
Page 179
DMA Controller Registers Table 8.4.1 DMA Controller 0 Registers Offset Address Bit Width 0xB000 64 0xB008 64 0xB010 64 0xB018 64 0xB020 64 0xB028 64 0xB030 64 0xB038 64 0xB040 64 0xB048 64 0xB050 64 0xB058 64 0xB060 64 ...
Page 180
Table 8.4.2 DMA Controller 1 Registers Offset Address Bit Width Mnemonic 0xB800 64 DM1CHAR0 0xB808 64 DM1SAR0 0xB810 64 DM1DAR0 0xB818 64 DM1CNTR0 0xB820 64 DM1SAIR0 0xB828 64 DM1DAIR0 0xB830 64 DM1CCR0 0xB838 64 DM1CSR0 0xB840 64 DM1CHAR1 0xB848 64 ...
Page 181
DMA Master Control Register (DM0MCR, DM1MCR) Offset address: DMAC0 0xB150, DMAC1 0xB950 This register controls the entire DMA Controller EIS[3:0] R 0000 FIFVC FIFWP R 000 Bit Mnemonic Field Name ...
Page 182
Bit Mnemonic Field Name FIFO Use Enable [3:0] (Default: 0x0) 6:3 FIFUM[3:0] FIFO Use Enable [3:0] Each channel specifies whether to use 8-double word FIFO in Dual Address transfer. FIFUM[n] corresponds to channel n. Refer to “8.3.8.2 Burst Transfer During ...
Page 183
DMA Channel Control Register (DM0CCRn, DM1CCRn) Offset address: DMAC0 0xB030 (ch 0xB070 (ch 0xB0B0 (ch 0xB0F0 (ch. 3) DMAC1 0xB830 (ch 0xB870 (ch 0xB8B0 (ch 0xB8F0 (ch. ...
Page 184
Bit Mnemonic Field Name Destination Burst Inhibit (Default DBINH Destination Burst Inhibit During Dual Address transfer, this bit sets whether to perform Burst transfer or Single transfer on a Write cycle to the address set from FIFO to ...
Page 185
Bit Mnemonic Field Name 16 EXTRQ External Request External Request (Default: 0) Sets the Request Transfer mode. 1: I/O DMA transfer mode This bit is used by the External I/O DMA Transfer mode and the Internal I/O DMA Transfer mode. ...
Page 186
Bit Mnemonic Field Name 9 CHNEN Chain Enable Chain Enable (Default: 0) This bit indicates whether Chain operation is being performed. Read Only. This bit is cleared when either the Master Enable bit (DMMCR.MSTEN) is cleared or the Channel Reset ...
Page 187
DMA Channel Status Register (DM0CSRn, DM1CSRn)) Offset Address: DMAC0 0xB038 (ch 0xB078 (ch 0xB0B8 (ch 0xB0F8 (ch. 3) DMAC1 0xB838 (ch 0xB878 (ch 0xB8B8 (ch 0xB8F8 (ch. ...
Page 188
Bit Mnemonic Field Name 8 XFACT Transfer Active Transfer Active (Default: 0) This value is a copy of the Transfer Active bit (XFACT) of the DMA Channel Control Register (DMCCRn). 7 ABCHC Error Complete Error Completion (Default: 0) This bit ...
Page 189
DMA Source Address Register (DM0SARn, DM1SARn) Offset Address: DMAC0 0xB008 (ch 0xB048 (ch 0xB088 (ch 0xB0C8 (ch. 3) DMAC1 0xB808 (ch 0xB848 (ch 0xB888 (ch 0xB8C8 (ch. ...
Page 190
DMA Destination Address Register (DM0DARn, DM1DARn) Offset Address: DMAC0 0xB010 (ch 0xB050 (ch 0xB090 (ch 0xB0D0 (ch. 3) DMAC1 0xB810 (ch 0xB850 (ch 0xB890 (ch 0xB8D0 (ch. ...
Page 191
DMA Chain Address Register (DM0CHARn, DM1CHARn) Offset Address: DMAC0 0xB000 (ch 0xB040 (ch 0xB080 (ch 0xB0C0 (ch. 3) DMAC1 0xB800 (ch 0xB840 (ch 0xB880 (ch 0xB8C0 (ch. ...
Page 192
DMA Source Address Increment Register (DM0SAIRn, DM1SAIRn) Offset Address: DMAC0 0xB020 (ch 0xB060 (ch 0xB0A0 (ch 0xB0E0 (ch. 3) DMAC1 0xB820 (ch 0xB860 (ch 0xB8A0 (ch 0xB8E0 ...
Page 193
DMA Destination Address Increment Register (DM0DAIRn, DM1DAIRn) Offset Address: DMAC0 0xB028 (ch 0xB068 (ch 0xB0A8 (ch 0xB0E8 (ch. 3) DMAC1 0xB828 (ch 0xB868 (ch 0xB8A8 (ch 0xB8E8 ...
Page 194
DMA Count Register (DM0CNTRn, DM1CNTRn) Offset Address: DMAC0 0xB018 (ch 0xB058 (ch 0xB098 (ch 0xB0D8 (ch. 3) DMAC1 0xB818 (ch 0xB858 (ch 0xB898 (ch 0xB8D8 (ch. 3) ...
Page 195
DMA Memory Fiill Data Register (DM0MFDR, DM1MFDR) Offset Address: DMAC0 0xB148, DMAC1 0xB948 Bit Mnemonic Field Name 63:0 MFD Memory Fill Data Memory Fill Data (Default: undefined) This register, which stores double-word data written to ...
Page 196
Timing Diagrams This section contains timing diagrams for the external I/O DMA transfer mode. The DMAREQ[n] signals and DMAACK[n] signals in the timing diagrams are set to Low Active. 8.5.1 Single Address Single Transfer from Memory to I/O (32-bit ...
Page 197
Single Address Single Transfer from Memory to I/O (16-bit ROM) Figure 8.5.2 Single Address Single Transfer from Memory to I/O (Single Read of 32-bit Data from 16-bit ROM) Chapter 8 DMA Controller 8-41 ...
Page 198
Single Address Single Transfer from I/O to Memory (32-bit SRAM) SYSCLK CE* ADDR [19:0] ACE* OE*/BUSSPRT* SWE* BWE* DATA [31:0] ACK* DMAREQ[n] [n] DMAACK DMADONE* Figure 8.5.3 Single Address Single Transfer from I/O to Memory (Single Write of 32-bit ...
Page 199
Single Address Burst Transfer from Memory to I/O (32-bit ROM) Figure 8.5.4 Single Address Burst Transfer from Memory to I/O (Burst Read of 4-word Data from 32-bit ROM) Chapter 8 DMA Controller 8-43 ...
Page 200
Single Address Burst Transfer from I/O to Memory (32-bit SRAM) Figure 8.5.5 Single Address Burst Transfer from I/O to Memory (Burst Write of 4-word Data from 32-bit SRAM) Chapter 8 DMA Controller f 8-44 ...