TE28F640J3D75

Manufacturer Part NumberTE28F640J3D75
ManufacturerIntel
TE28F640J3D75 datasheet
 


Specifications of TE28F640J3D75

Cell TypeNORDensity64Mb
Access Time (max)75nsInterface TypeParallel
Boot TypeNot RequiredAddress Bus23/22Bit
Operating Supply Voltage (typ)3/3.3VSync/asyncAsynchronous
Package TypeTSOPProgram/erase Volt (typ)2.7 to 3.6V
Operating Temp Range-40C to 85COperating Temperature ClassificationIndustrial
Operating Supply Voltage (min)2.7VOperating Supply Voltage (max)3.6V
Word Size8/16BitNumber Of Words8M/4Mword
MountingSurface MountPin Count56
Lead Free Status / Rohs StatusNot Compliant  
1
2
3
4
5
6
7
8
9
10
11
Page 11
12
Page 12
13
Page 13
14
Page 14
15
Page 15
16
Page 16
17
Page 17
18
Page 18
19
Page 19
20
Page 20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
Page 17/68

Download datasheet (911Kb)Embed
PrevNext
Numonyx™ Embedded Flash Memory (J3 v. D)
4.2
56-Lead TSOP Package Pinout (32/64/128 Mbit)
Figure 8:
56-Lead TSOP Package Pinout (32/64/128 Mbit)
A
1
22
CE
2
1
A
3
21
A
4
20
A
5
19
A
6
18
A
7
17
A
8
16
V
9
CC
A
10
15
A
11
14
A
12
13
A
13
12
CE
14
0
V
15
PEN
RP#
16
A
17
11
A
18
10
A
19
9
A
20
8
GND
21
A
22
7
A
23
6
A
24
5
A
25
4
A
26
3
A
27
2
A
28
1
Notes:
1.
A22 exists on 64- and 128- densities. On 32-Mbit density this signal is a no-connect (NC).
2.
A23 exists on 128-Mbit densities. On 32- and 64-Mbit densities this signal is a no-connect (NC)
4.3
Signal Descriptions
Table 3
lists the active signals used on Numonyx™ Embedded Flash Memory (J3 v. D)
and provides a description of each.
Table 3:
Signal Descriptions for Numonyx™ Embedded Flash Memory (J3 v. D) (Sheet 1
of 2)
Symbol
Type
BYTE-SELECT ADDRESS: Selects between high and low byte when the device is in x8 mode. This
A0
Input
address is latched during a x8 program cycle. Not used in x16 mode (i.e., the A0 input buffer is
turned off when BYTE# is high).
ADDRESS INPUTS: Inputs for addresses during read and program operations. Addresses are
internally latched during a program cycle:
32-Mbit — A[21:1]
A[MAX:1]
Input
64-Mbit— A[22:1]
128-Mbit — A[23:1]
256-Mbit — A[24:1] A24 acts as a virtual CE for the two devices. A24 at V
and A24 at V
LOW-BYTE DATA BUS: Inputs data during buffer writes and programming, and inputs commands
Input/
D[7:0]
during CUI writes. Outputs array, CFI, identifier, or status data in the appropriate read mode. Data
Output
is internally latched during write operations.
November 2007
308551-05
Intel® Embedded Flash Memory
(28FXXXJ3D)
56-Lead TSOP
Standard Pinout
14 mm x 20 mm
Top View
32/64/128 Mbit
Name and Function
selects the upper die.
IH
RFU
56
WE#
55
OE#
54
STS
53
DQ
52
15
DQ
51
7
DQ
50
14
DQ
49
6
GND
48
DQ
47
13
DQ
46
5
DQ
45
12
DQ
44
4
V
43
CCQ
GND
42
DQ
41
11
DQ
40
3
DQ
39
10
DQ
38
2
V
37
CC
DQ
36
9
DQ
35
1
DQ
34
8
DQ
33
0
A
32
0
BYTE#
31
A
30
23
CE
29
2
selects the lower die
IL
Datasheet
17