TE28F640J3D75

Manufacturer Part NumberTE28F640J3D75
ManufacturerIntel
TE28F640J3D75 datasheet
 


Specifications of TE28F640J3D75

Cell TypeNORDensity64Mb
Access Time (max)75nsInterface TypeParallel
Boot TypeNot RequiredAddress Bus23/22Bit
Operating Supply Voltage (typ)3/3.3VSync/asyncAsynchronous
Package TypeTSOPProgram/erase Volt (typ)2.7 to 3.6V
Operating Temp Range-40C to 85COperating Temperature ClassificationIndustrial
Operating Supply Voltage (min)2.7VOperating Supply Voltage (max)3.6V
Word Size8/16BitNumber Of Words8M/4Mword
MountingSurface MountPin Count56
Lead Free Status / Rohs StatusNot Compliant  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
Page 41
42
Page 42
43
Page 43
44
Page 44
45
Page 45
46
Page 46
47
Page 47
48
Page 48
49
Page 49
50
Page 50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
Page 45/68

Download datasheet (911Kb)Embed
PrevNext
Numonyx™ Embedded Flash Memory (J3 v. D)
9.7.6
Locking the OTP Protection Register
The user-programmable segment of the Protection Register is lockable by programming
Bit 1 of the Protection Lock Register (PLR) to 0. Bit 0 of this location is programmed to
0 at the Numonyx factory to protect the unique device number. Bit 1 is set using the
Protection Program command to program “0xFFFD” to the PLR. After these bits have
been programmed, no further changes can be made to the values stored in the
Protection Register. Protection Program commands to a locked section will result in a
Status Register error (SR.4 and SR.1 will be set). PR lockout state is not reversible.
Figure 20: Protection Register Memory Map
Word
Address
0x88
0x85
0x84
0x81
0x80
Note:
A0 is not used in x16 mode when accessing the protection register map. See
Table 29
is used, see
for x8 addressing.
Table 28: Word-Wide Protection Register Addressing
Word
Use
LOCK
Both
0
Factory
1
Factory
2
Factory
3
Factory
4
User
5
User
6
User
7
User
Note:
All address lines not specified in the above table must be 0 when accessing the Protection Register (i.e., A[MAX:9] = 0.)
November 2007
308551-05
A[24:1]: 256 Mbit
A[22:1]: 64 Mbit
A[23:1]: 128 Mbit
A[21:1]: 32 Mbit
64-bit Segment
(User-Programmable)
128-Bit Protection Register 0
64-bit Segment
(Factory-Programmed)
Lock Register 0
15 14 13 12 11 10 9
8
7
6
5
4
3
2
1
A8
A7
A6
A5
1
0
0
0
1
0
0
0
1
0
0
0
1
0
0
0
1
0
0
0
1
0
0
0
1
0
0
0
1
0
0
0
1
0
0
0
0
Table 28
for x16 addressing. If x8 mode A0
A4
A3
A2
0
0
0
0
0
0
0
0
1
0
0
1
0
1
0
0
1
0
0
1
1
0
1
1
1
0
0
Datasheet
A1
0
1
0
1
0
1
0
1
0
45