71V3558S133PF

Manufacturer Part Number71V3558S133PF
ManufacturerIDT, Integrated Device Technology Inc
71V3558S133PF datasheet
 


Specifications of 71V3558S133PF

Density4.5MbAccess Time (max)4.2ns
Sync/asyncSynchronousArchitectureSDR
Clock Freq (max)133MHzOperating Supply Voltage (typ)3.3V
Address Bus18bPackage TypeTQFP
Operating Temp Range0C to 70CNumber Of Ports1
Supply Current300mAOperating Supply Voltage (min)3.135V
Operating Supply Voltage (max)3.465VOperating Temperature ClassificationCommercial
MountingSurface MountPin Count100
Word Size18bNumber Of Words256K
Lead Free Status / Rohs StatusNot Compliant  
1
2
3
4
5
6
7
8
9
10
11
Page 11
12
Page 12
13
Page 13
14
Page 14
15
Page 15
16
Page 16
17
Page 17
18
Page 18
19
Page 19
20
Page 20
21
22
23
24
25
26
Page 16/26

Download datasheet (478Kb)Embed
PrevNext
IDT71V3556, IDT71V3558, 128K x 36, 256K x 18, 3.3V Synchronous SRAMS with
ZBT
Feature, 3.3V I/O, Burst Counter, and Pipelined Outputs
Symbol
Parameter
t
Clock Cycle Time
CYC
(1)
Clock Frequence
t
F
(2)
Clock High Pulse Width
t
CH
(2)
Clock Low Pulse Width
t
CL
Output Parameters
t
Clock High to Valid Data
CD
t
Clock High to Data Change
CDC
(3,4,5)
Clock High to Output Active
t
CLZ
(3,4,5)
Clo ck High to Data High-Z
t
CHZ
t
Output Enable Access Time
OE
(3,4)
Output Enable Low to Data Active
t
OLZ
(3,4)
Output Enable High to Data High-Z
t
OHZ
Set Up Times
t
Clock Enable Setup Time
SE
t
Address Setup Time
SA
t
Data In Setup Time
SD
t
Read/Write (R/W) Setup Time
SW
t
Advance/Load (ADV/LD) Setup Time
SADV
t
Chip Enable/Select Setup Time
SC
t
Byte Write Enable (BWx) Setup Time
SB
Hold Times
t
Clock Enable Hold Time
HE
t
Address Hold Time
HA
t
Data In Hold Time
HD
t
Read/Write (R/W) Hold Time
HW
t
Advance/Load (ADV/LD) Hold Time
HADV
t
Chip Enable/Select Hold Time
HC
t
Byte Write Enable (BWx) Hold Time
HB
NOTES:
1. t
= 1/t
.
F
CYC
2. Measured as HIGH above 0.6V
and LOW below 0.4V
DDQ
3. Transition is measured ±200mV from steady-state.
4. These parameters are guaranteed with the AC load (Figure 1) by device characterization. They are not production tested.
5. To avoid bus contention, the output buffers are designed such that t
The specs as shown do not imply bus contention because t
which is a Max. parameter (worse case at 70 deg. C, 3.135V).
6. Commercial temperature range only.
Commercial and Industrial Temperature Ranges
(6)
166MHz
200MHz
Min.
Max.
Min.
Max.
____
____
5
6
____
200
____
166
____
____
1.8
1.8
____
____
1.8
1.8
____
____
3.2
3.5
1
____
1
____
____
____
1
1
1
3
1
3
____
____
3.2
3.5
0
____
0
____
____
____
3.5
3.5
____
____
1.5
1.5
____
____
1.5
1.5
____
____
1.5
1.5
1.5
____
1.5
____
____
____
1.5
1.5
____
____
1.5
1.5
1.5
____
1.5
____
0.5
____
0.5
____
____
____
0.5
0.5
____
____
0.5
0.5
0.5
____
0.5
____
0.5
____
0.5
____
____
____
0.5
0.5
____
____
0.5
0.5
.
DDQ
(device turn-off) is about 1ns faster than t
CHZ
is a Min. parameter that is worse case at totally different test conditions (0 deg. C, 3.465V) than t
CLZ
6.42
16
133MHz
100MHz
Min.
Max.
Min.
Max.
Unit
____
____
7.5
10
ns
____
133
____
100
MHz
____
____
2.2
3.2
ns
____
____
2.2
3.2
ns
____
____
4.2
5
ns
1
____
1
____
ns
____
____
1
1
ns
1
3
1
3.3
ns
____
____
4.2
5
ns
0
____
0
____
ns
____
____
4.2
5
ns
____
____
1.7
2.0
ns
____
____
1.7
2.0
ns
____
____
1.7
2.0
ns
1.7
____
2.0
____
ns
____
____
1.7
2.0
ns
____
____
1.7
2.0
ns
1.7
____
2.0
____
ns
0.5
____
0.5
____
ns
____
____
0.5
0.5
ns
____
____
0.5
0.5
ns
0.5
____
0.5
____
ns
0.5
____
0.5
____
ns
____
____
0.5
0.5
ns
____
____
0.5
0.5
ns
5281 tbl 24
(device turn-on) at a given temperature and voltage.
CLZ
,
CHZ