K6R4016V1D-UI10 Samsung Semiconductor, K6R4016V1D-UI10 Datasheet
K6R4016V1D-UI10
Specifications of K6R4016V1D-UI10
Available stocks
Related parts for K6R4016V1D-UI10
K6R4016V1D-UI10 Summary of contents
Page 1
... K6R4016V1D Document Title 256Kx16 Bit High Speed Static RAM(3.3V Operating). Operated at Commercial and Industrial Temperature Ranges. Revision History Rev No. History Rev. 0.0 Initial release with Preliminary. Rev. 0.1 Add Low Ver. Rev. 0.2 Package dimensions modify on page 11. Rev. 0.3 Change ICC , ISB, ISB1 ...
Page 2
... K6R4016V1D 4Mb Async. Fast SRAM Ordering Information Org. Part Number K6R4004C1D-J(K)C( K6R4004V1D-J(K)C(I) 08/10 K6R4008C1D-J(K,T,U)C(I) 10 512K x8 K6R4008V1D-J(K,T,U)C(I) 08/10 K6R4016C1D-J(K,T,U,E)C(I) 10 256K x16 K6R4016V1D-J(K,T,U,E)C(I,L,P) 08/10 PRELIMPreliminaryPPPPPPPPPINARY VDD(V) Speed ( ns ) PKG 32-SOJ K : 32-SOJ(LF) 3.3 8/ 36-SOJ K : 36-SOJ(LF 44-TSOP2 3.3 8/ 44-TSOP2(LF 44-SOJ K : 44-SOJ(LF 44-TSOP2 3.3 8/ 44-TSOP2(LF 48-TBGA - 2 - CMOS SRAM Temp. & ...
Page 3
... The K6R4016V1D is a 4,194,304-bit high-speed Static Random Access Memory organized as 262,144 words by 16 bits. The K6R4016V1D uses 16 common input and output lines and has an output enable pin which operates faster than address access time at read cycle. Also it allows that lower and upper byte access by data byte control(UB, LB) ...
Page 4
... K6R4016V1D PIN CONFIGURATION (Top View SOJ/ I TSOP2 Vcc 11 Vss PIN FUNCTION Pin Name Pin Function Address Inputs Write Enable CS Chip Select OE Output Enable LB Lower-byte Control(I/O UB Upper-byte Control(I/O I/O ~ I/O Data Inputs/Outputs Power(+3.3V Ground SS N.C No Connection ABSOLUTE MAXIMUM RATINGS* ...
Page 5
... K6R4016V1D RECOMMENDED DC OPERATING CONDITIONS* Parameter Supply Voltage Ground Input High Voltage Input Low Voltage * The above parameters are also guaranteed at industrial temperature range (Min) = -2.0V a.c(Pulse Width 8ns) for I IL *** V (Max 2.0V a.c (Pulse Width AND OPERATING CHARACTERISTICS* Parameter Symbol Input Leakage Current ...
Page 6
... Output Loads(B) for 1.5V L 30pF* * Including Scope and Jig Capacitance K6R4016V1D-08 Symbol Min Max OLZ BLZ OHZ BHZ CMOS SRAM Value 3ns 1.5V See below , & t WHZ OW OLZ OHZ +3.3V 319 D OUT 353 5pF* K6R4016V1D-10 Min Max Unit Rev 4.0 Mar. 2004 ...
Page 7
... TIMING WAVEFORM OF READ CYCLE(2) Address CS UB Data out High Current SB PRELIMPreliminaryPPPPPPPPPINARY K6R4016V1D-08 Min Max WP1 WHZ (Address Controlled CS=OE (WE BLZ(4, OLZ t LZ(4, 50 CMOS SRAM K6R4016V1D-10 Min Max WE=V , UB, LB Valid Data t HZ(3,4,5) t BHZ(3,4,5) t OHZ t OH Valid Data t PD 50% Unit Rev 4.0 Mar. 2004 ...
Page 8
... K6R4016V1D NOTES(READ CYCLE high for read cycle. 2. All read cycle timing is referenced from the last valid address to the first transition address and t are defined as the time at which the outputs achieve the open circuit condition and are not referenced OHZ levels any given temperature and voltage condition, t device ...
Page 9
... K6R4016V1D TIMING WAVEFORM OF WRITE CYCLE(3) Address CS UB High-Z Data in High-Z Data out TIMING WAVEFORM OF WRITE CYCLE(4) Address CS UB High-Z Data in High-Z Data out NOTES(WRITE CYCLE) 1. All write cycle timing is referenced from the last valid address to the first transition address write occurs during the overlap of a low CS,WE,LB and UB. A write begins at the latest transition CS going low and WE going low ...
Page 10
... K6R4016V1D FUNCTIONAL DESCRIPTION means Don t Care. DATA RETENTION CHARACTERISTICS* Parameter V for Data Retention CC Data Retention Current Data Retention Set-Up Time Recovery Time * The above parameters are also guaranteed at industrial temperature range. Data Retention Characteristic is for L-ver only. DATA RETENTION WAVE FORM ...
Page 11
... K6R4016V1D PACKAGE DIMENSIONS 44-SOJ-400 #44 11.18 0.12 0.440 0.005 #1 +0.10 0.43 -0.05 +0.004 0.95 0.017 ( ) -0.002 0.0375 44-TSOP2-400BF #44 #1 18.81 0.741 18.41 0.725 0.10 0.30 0.05 0.805 ( ) 0.004 0.012 0.032 0.002 PRELIMPreliminaryPPPPPPPPPINARY 28.98 MAX 1.141 25.58 0.12 1.125 0.005 +0.10 0.71 -0.05 1 ...
Page 12
... K6R4016V1D PACKAGE DIMENSIONS Top View B #A1 Side View D Min 6. 8. 0. PRELIMPreliminaryPPPPPPPPPINARY Typ Max 0.75 - 7.00 7.10 3.75 - 9.00 9.10 5.25 - 0.45 0.50 0.90 1.00 0.55 - 0.35 0. CMOS SRAM Units : millimeter. Bottom View B 0. B/2 Detail Notes. 1. Bump counts: 48(8row x 6column) 2 ...