ISP1761ET NXP Semiconductors, ISP1761ET Datasheet - Page 93

no-image

ISP1761ET

Manufacturer Part Number
ISP1761ET
Description
USB Interface IC USB 2.0 HS OTG HOST
Manufacturer
NXP Semiconductors
Datasheet

Specifications of ISP1761ET

Operating Supply Voltage
1.65 V to 3.6 V
Lead Free Status / Rohs Status
 Details
Other names
ISP1761ET,557

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ISP1761ET
Manufacturer:
NXP
Quantity:
853
Part Number:
ISP1761ET
Manufacturer:
ST
0
Part Number:
ISP1761ET
Manufacturer:
PHILIPS/飞利浦
Quantity:
20 000
Part Number:
ISP1761ET-S
Manufacturer:
ST-Ericsson Inc
Quantity:
10 000
Part Number:
ISP1761ETGE
Manufacturer:
ST-Ericsson Inc
Quantity:
10 000
Part Number:
ISP1761ETUM
Manufacturer:
ST-Ericsson Inc
Quantity:
10 000
NXP Semiconductors
Table 84.
[1]
ISP1761_4
Product data sheet
Bit
Symbol
Reset
Access
Bit
Symbol
Reset
Access
The reserved bits should always be written with the reset value.
OTG Control register (address set: 0374h, clear: 0376h) bit allocation
9.5.2.1 OTG Control register
SW_SEL_
9.5.2 OTG Control register
HC_DC
R/S/C
R/S/C
15
0
7
1
Table 84
Table 85.
Bit
15 to 11 -
10
9
8
7
6
5
4
3
[1]
VBUS_
CHRG
R/S/C
R/S/C
14
0
6
0
shows the bit allocation of the register.
Symbol
OTG_DISABLE
OTG_SE0_EN
BDIS_ACON_EN Enables the A-device to connect if the B-device disconnect is
SW_SEL_HC_
DC
VBUS_CHRG
VBUS_DISCHRG Discharge V
VBUS_DRV
SEL_CP_EXT
OTG Control register (address set: 0374h, clear: 0376h) bit description
reserved
DISCHRG
VBUS_
R/S/C
R/S/C
13
0
5
0
Rev. 04 — 5 March 2007
[1]
Description
reserved for future use
0 — OTG functionality enabled
1 — OTG disabled; pure host or peripheral
This bit is used by the Host Controller to send SE0 on remote
connect.
0 — No SE0 sent on remote connect detection
1 — SE0 (bus reset) sent on remote connect detection
Remark: This bit is normally set when the B-device goes into the
B_WAIT_ACON state (recommended sequence: LOC_CONN =
0
and is cleared when it comes out of the B_WAIT_ACON state.
detected
In software HNP mode, this bit selects between the Host Controller
and the Peripheral Controller.
0 — Host Controller connected to ATX
1 — Peripheral Controller connected to ATX
This bit is set to logic 1 by hardware when there is an event
corresponding to the BDIS_ACON interrupt. BDIS_ACON_EN is set
and there is an automatic pull-up connection on remote disconnect.
Connect V
Drive V
0 — Internal charge pump selected
1 — External charge pump selected
VBUS_
R/S/C
R/S/C
DRV
DELAY
12
0
4
0
BUS
BUS
to 5 V using the charge pump
BUS
to V
SEL_CP_
0 ms
to ground through a resistor
R/S/C
R/S/C
EXT
CC(I/O)
11
0
3
0
OTG_SEQ_EN = 1
through a resistor
DM_PULL
DISABLE
DOWN
OTG_
R/S/C
R/S/C
10
0
2
1
Hi-Speed USB OTG controller
OTG_SE0_
DP_PULL
DOWN
R/S/C
R/S/C
SEL_HC_DC = 0)
EN
9
0
1
1
© NXP B.V. 2007. All rights reserved.
ISP1761
ACON_EN
DP_PULL
BDIS_
R/S/C
R/S/C
UP
93 of 163
8
0
0
0

Related parts for ISP1761ET