APA600-CQ208B Actel, APA600-CQ208B Datasheet - Page 28
APA600-CQ208B
Manufacturer Part Number
APA600-CQ208B
Description
FPGA ProASICPLUS Family 600K Gates 180MHz 0.22um (CMOS) Technology 2.5V 208-Pin CQFP
Manufacturer
Actel
Datasheet
1.APA075-FGG144.pdf
(178 pages)
Specifications of APA600-CQ208B
Package
208CQFP
Family Name
ProASICPLUS
Device System Gates
600000
Number Of Registers
21504
Maximum Internal Frequency
180 MHz
Typical Operating Supply Voltage
2.5 V
Maximum Number Of User I/os
158
Ram Bits
129024
Re-programmability Support
Yes
- Current page: 28 of 178
- Download datasheet (6Mb)
PLL Electrical Specifications
2 -1 8
Parameter
Frequency Ranges
Reference Frequency f
Reference Frequency f
OSC Frequency f
OSC Frequency f
Clock Conditioning Circuitry f
Clock Conditioning Circuitry f
Acquisition Time from Cold Start
Acquisition Time (max.)
Acquisition Time (max.)
Long Term Jitter Peak-to-Peak Max.*
Temperature
25°C (or higher)
0°C
–40°C
–55°C
Power Consumption
Analog Supply Power (max.*)
Digital Supply Current (max.)
Duty Cycle
Input Jitter Tolerance
Note: *High clock frequencies (>60 MHz) under typical setup conditions
ProASIC
PLUS
Flash Family FPGAs
VCO
VCO
(min.)
(max.)
IN
IN
(min.)
(max.)
OUT
OUT
(min.)
(max.)
2.0 MHz
180 MHz
60
180
f
f
180
80
80
Value T
IN
IN
≤ 40 = 18 MHz
> 40 = 16 MHz
μ
μ
s
s
J
≤
–40°C
v5.9
Value T
±1.5% ±2.5% ±1%
±2.5% ±3.5% ±1%
±2.5% ±3.5% ±1%
5% input period (max.
f
±1%
VCO
Frequency MHz
10
6.9 mW per PLL
50% ±0.5%
<
7
180 MHz
180 MHz
180 MHz
1.5 MHz
24 MHz
μ
6 MHz
30
80
J
CO
10<f
5 ns)
W/MHz
±2%
> –40°C
<60
μ
μ
s
s
V
f
±1% Jitter(ps) = Jitter(%)*period
>60
VCO
Clock conditioning circuitry (min.) lowest input
frequency
Clock conditioning circuitry (max.) highest input
frequency
Lowest output frequency voltage controlled
oscillator
Highest output frequency voltage controlled
oscillator
Lowest output frequency clock conditioning
circuitry
Highest output frequency clock conditioning
circuitry
f
f
For example:
Jitter in picoseconds at 100 MHz
= 0.01 * (1/100E6) = 100 ps
Maximum jitter allowable on an input
clock to acquire and maintain lock.
VCO
VCO
≤ 40 MHz
> 40 MHz
Notes
Related parts for APA600-CQ208B
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
FPGA - Field Programmable Gate Array 600K System Gates
Manufacturer:
Actel
Datasheet:
Part Number:
Description:
FBGA 484/FPGA ProASICPLUS Family 600K Gates 180MHz Industrial 0.22um
Manufacturer:
Actel
Part Number:
Description:
MCU, MPU & DSP Development Tools Silicon Sculptor Programming Mod
Manufacturer:
Actel
Part Number:
Description:
MCU, MPU & DSP Development Tools InSystem Programming ProASICPLUS Devices
Manufacturer:
Actel