HEF4093BPN NXP Semiconductors, HEF4093BPN Datasheet

no-image

HEF4093BPN

Manufacturer Part Number
HEF4093BPN
Description
NAND Gate 4-Element 2-IN CMOS 14-Pin PDIP Bulk
Manufacturer
NXP Semiconductors
Datasheet

Specifications of HEF4093BPN

Package
14PDIP
Logic Function
NAND
Input Type
Schmitt Trigger
Minimum Operating Supply Voltage
3 V
Maximum Operating Supply Voltage
15 V
Maximum Propagation Delay Time @ Maximum Cl
185@5V|80@10V|60@15V ns
Operating Temperature
-40 to 125 °C
Dc
07+
1. General description
2. Features and benefits
3. Applications
4. Ordering information
Table 1.
All types operate from −40 °C to +125 °C
Type number
HEF4093BP
HEF4093BT
Ordering information
Package
Name
DIP14
SO14
The HEF4093B is a quad two-input NAND gate. Each input has a Schmitt trigger circuit.
The gate switches at different points for positive-going and negative-going signals. The
difference between the positive voltage (V
hysteresis voltage (V
It operates over a recommended V
(usually ground). Unused inputs must be connected to V
It is also suitable for use over both the industrial (−40 °C to +85 °C) and automotive
(−40 °C to +125 °C) temperature ranges.
HEF4093B
Quad 2-input NAND Schmitt trigger
Rev. 7 — 1 September 2010
Schmitt trigger input discrimination
Fully static operation
5 V, 10 V, and 15 V parametric ratings
Standardized symmetrical output characteristics
Operates across the automotive temperature range from −40 °C to +125 °C
Complies with JEDEC standard JESD 13-B
Wave and pulse shapers
Astable multivibrators
Monostable multivibrators
Description
plastic dual in-line package; 14 leads (300 mil)
plastic small outline package; 14 leads; body width 3.9 mm
H
).
DD
power supply range of 3 V to 15 V referenced to V
T+
) and the negative voltage (V
DD
, V
SS
, or another input.
Product data sheet
T−
Version
SOT27-1
SOT108-1
) is defined as
SS

Related parts for HEF4093BPN

HEF4093BPN Summary of contents

Page 1

HEF4093B Quad 2-input NAND Schmitt trigger Rev. 7 — 1 September 2010 1. General description The HEF4093B is a quad two-input NAND gate. Each input has a Schmitt trigger circuit. The gate switches at different points for positive-going and negative-going ...

Page 2

... NXP Semiconductors 5. Functional diagram Fig 1. Functional diagram 6. Pinning information 6.1 Pinning Fig 3. Pin configuration HEF4093B Product data sheet 001aag104 Fig HEF4093B 001aag106 All information provided in this document is subject to legal disclaimers. Rev. 7 — 1 September 2010 HEF4093B Quad 2-input NAND Schmitt trigger nA nB ...

Page 3

... NXP Semiconductors 6.2 Pin description Table 2. Pin description Symbol Pin 10 Functional description [1] Table 3. Function table Input [ HIGH voltage level LOW voltage level. 8. Limiting values Table 4. Limiting values In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to V Symbol ...

Page 4

... NXP Semiconductors 9. Recommended operating conditions Table 5. Recommended operating conditions Symbol Parameter V supply voltage DD V input voltage I T ambient temperature amb 10. Static characteristics Table 6. Static characteristics unless otherwise specified Symbol Parameter Conditions |I | < 1 μA V HIGH-level OH O output voltage |I | < 1 μA V LOW-level OL O output voltage ...

Page 5

... NXP Semiconductors 11. Dynamic characteristics Table 7. Dynamic characteristics = 25 °C; C ≤ 20 ns; wave forms see pF amb Symbol Parameter t HIGH to LOW PHL propagation delay t LOW to HIGH PLH propagation delay t HIGH to LOW output THL transition time t LOW to HIGH output TLH transition time [1] Typical value of the propagation delay and output transition time can be calculated with the extrapolation formula (C Table 8 ...

Page 6

... NXP Semiconductors 12. Waveforms Measurement points are given in Logic levels: V and input rise and fall times Fig 4. Propagation delay and output transition time Table 9. Measurement points Supply voltage Test data given in Table 10. Definitions for test circuit: DUT = Device Under Test load capacitance including jig and probe capacitance. ...

Page 7

... NXP Semiconductors 13. Transfer characteristics Table 11. Transfer characteristics = 25 °C; see Figure 6 SS amb Symbol Parameter V positive-going threshold voltage T+ V negative-going threshold voltage T− V hysteresis voltage T− Fig 6. Transfer characteristic HEF4093B Product data sheet and Figure 7. Conditions 001aag107 Fig 7. All information provided in this document is subject to legal disclaimers. ...

Page 8

... NXP Semiconductors 200 I DD (μA) 100 ° amb = 25 ° amb Fig 8. Typical drain current as a function of input HEF4093B Product data sheet 001aag109 1000 I DD (μA) 500 2000 I DD (μA) 1000 All information provided in this document is subject to legal disclaimers. Rev. 7 — 1 September 2010 ...

Page 9

... NXP Semiconductors ( 2 °C. T amb Fig 9. Typical switching levels as a function of supply voltage 14. Application information Some examples of applications for the HEF4093B are: • Wave and pulse shapers Fig 10. Astable multivibrator If a Schmitt trigger is driven via a high-impedance (R > 1 kΩ), then it is necessary to incorporate a capacitor C V – ...

Page 10

... NXP Semiconductors 15. Package outline DIP14: plastic dual in-line package; 14 leads (300 mil pin 1 index 1 DIMENSIONS (inch dimensions are derived from the original mm dimensions UNIT max. min. max. mm 4.2 0.51 3.2 inches 0.17 0.02 0.13 Note 1. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included. ...

Page 11

... NXP Semiconductors SO14: plastic small outline package; 14 leads; body width 3 pin 1 index 1 e DIMENSIONS (inch dimensions are derived from the original mm dimensions) A UNIT max. 0.25 1.45 mm 1.75 0.25 0.10 1.25 0.010 0.057 inches 0.069 0.01 0.004 0.049 Note 1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included. ...

Page 12

... NXP Semiconductors 16. Revision history Table 12. Revision history Document ID Release date HEF4093B v.7 20100901 • Modifications: Section 9 “Recommended operating HEF4093B v.6 20091202 • Modifications: Section 9 “Recommended operating • Section 10 “Static HEF4093B v.5 20090728 HEF4093B v.4 20080612 HEF4093B_CNV v.3 19950101 HEF4093B_CNV v.2 19950101 ...

Page 13

... In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or ...

Page 14

... NXP Semiconductors Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities. 18. Contact information For more information, please visit: For sales office addresses, please send an email to: HEF4093B Product data sheet 17 ...

Page 15

... NXP Semiconductors 19. Contents 1 General description . . . . . . . . . . . . . . . . . . . . . . 1 2 Features and benefits . . . . . . . . . . . . . . . . . . . . 1 3 Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 4 Ordering information . . . . . . . . . . . . . . . . . . . . . 1 5 Functional diagram . . . . . . . . . . . . . . . . . . . . . . 2 6 Pinning information . . . . . . . . . . . . . . . . . . . . . . 2 6.1 Pinning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2 6.2 Pin description . . . . . . . . . . . . . . . . . . . . . . . . . 3 7 Functional description . . . . . . . . . . . . . . . . . . . 3 8 Limiting values Recommended operating conditions Static characteristics Dynamic characteristics . . . . . . . . . . . . . . . . . . 5 12 Waveforms . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 13 Transfer characteristics ...

Related keywords