SC16IS760IBS,151 NXP Semiconductors, SC16IS760IBS,151 Datasheet
SC16IS760IBS,151
Specifications of SC16IS760IBS,151
935279279151
SC16IS760IBS-S
Related parts for SC16IS760IBS,151
SC16IS760IBS,151 Summary of contents
Page 1
SC16IS740/750/760 Single UART with I and receive FIFOs, IrDA SIR built-in support Rev. 06 — 13 May 2008 1. General description The SC16IS740/750/760 is a slave I performance UART. It offers data rates Mbit/s and guarantees low ...
Page 2
... NXP Semiconductors eight programmable I/O pins (SC16IS750 and SC16IS760 only) I RS-485 driver direction control via RTS signal I RS-485 driver direction control inversion I Built-in IrDA encoder and decoder interface I SC16IS750 supports IrDA SIR with speeds up to 115.2 kbit/s I SC16IS760 supports IrDA SIR with speeds up to 1.152 Mbit/s ...
Page 3
... NXP Semiconductors 4. Ordering information Table 1. Ordering information Type number Package Name SC16IS740IPW TSSOP16 SC16IS750IBS HVQFN24 SC16IS750IPW TSSOP24 SC16IS760IBS HVQFN24 SC16IS760IPW TSSOP24 SC16IS740_750_760_6 Product data sheet Single UART with I Description plastic thin shrink small outline package; 16 leads; body width 4.4 mm plastic thermal enhanced very thin quad flat package; no leads; ...
Page 4
... NXP Semiconductors 5. Block diagram Fig 1. Fig 2. SC16IS740_750_760_6 Product data sheet Single UART with I SC16IS750/760 RESET SCL SDA C-BUS A1 IRQ 1 k (3.3 V) 1 I2C/SPI XTAL1 XTAL2 Block diagram of SC16IS750/760 I SC16IS740 RESET SCL SDA C-BUS A1 IRQ 1 k (3.3 V) 1 I2C/SPI XTAL1 ...
Page 5
... NXP Semiconductors Fig 3. Fig 4. SC16IS740_750_760_6 Product data sheet Single UART with I SC16IS750/760 RESET SCLK CS SO SPI SI IRQ 1 k (3.3 V) 1 I2C/SPI XTAL1 XTAL2 Block diagram of SC16IS750/760 SPI interface SC16IS740 RESET SCLK CS SO SPI SI IRQ 1 k (3.3 V) 1 I2C/SPI XTAL1 Block diagram of SC16IS740 SPI interface Rev. 06 — ...
Page 6
... NXP Semiconductors 6. Pinning information 6.1 Pinning n.c. SC16IS740IPW 5 SCL SDA 6 IRQ 7 8 I2C 002aab973 C-bus interface Fig 5. Pin configuration for TSSOP16 1 CTS RESET 5 XTAL1 XTAL2 6 SC16IS750IPW SC16IS760IPW 8 I2C n.c. 12 SCL 002aab016 C-bus interface Fig 6. Pin configuration for TSSOP24 SC16IS740_750_760_6 ...
Page 7
... NXP Semiconductors terminal 1 index area 1 RESET XTAL1 2 XTAL2 3 SC16IS750IBS SC16IS760IBS I2C Transparent top view C-bus interface Fig 7. Pin configuration for HVQFN24 6.2 Pin description Table 2. Pin description Symbol Pin TSSOP16 TSSOP24 HVQFN24 CTS RESET 14 4 XTAL1 15 5 XTAL2 I2C/SPI 8 8 SC16IS740_750_760_6 ...
Page 8
... NXP Semiconductors Table 2. Pin description …continued Symbol Pin TSSOP16 TSSOP24 HVQFN24 CS/ SI/ SCL/SCLK 5 12 SDA 6 13 IRQ 7 14 GPIO0 - 15 GPIO1 - 16 GPIO2 - 17 GPIO3 - 18 GPIO4/DSR - 20 GPIO5/DTR - 21 GPIO6/ GPIO7/ RTS [1] See Section 7.4 “Hardware reset, Power-On Reset (POR) and software reset” [2] Selectable with IOControl register bit 1. ...
Page 9
... NXP Semiconductors [3] HVQFN24 package die supply ground is connected to both V ground for proper device operation. For enhanced thermal, electrical, and board level performance, the exposed pad needs to be soldered to the board using a corresponding thermal pad on the board and for proper heat conduction through the board, thermal vias need to be incorporated in the PCB in the thermal pad region ...
Page 10
... NXP Semiconductors Fig 8. 7.2.1 Auto RTS Figure 9 are stored in the TCR or FCR. RTS is active if the RX FIFO level is below the halt trigger level in TCR[3:0]. When the receiver FIFO halt trigger level is reached, RTS is deasserted. The sending device (for example, another UART) may send an additional character after ...
Page 11
... NXP Semiconductors 7.2.2 Auto CTS Figure 10 sending the next data byte. When CTS is active, the transmitter sends the next byte. To stop the transmitter from sending the following byte, CTS must be deasserted before the middle of the last stop bit that is currently being sent. The auto CTS function reduces interrupts to the host system. When fl ...
Page 12
... NXP Semiconductors There are two other enhanced features relating to software flow control: • Xon Any function (MCR[5]): Receiving any character will resume operation after recognizing the Xoff character possible that an Xon1 character is recognized as an Xon Any character, which could cause an Xon2 character to be written to the RX FIFO. • ...
Page 13
... NXP Semiconductors Fig 11. Example of software flow control SC16IS740_750_760_6 Product data sheet 2 Single UART with I C-bus/SPI interface, 64-byte FIFOs, IrDA SIR UART1 TRANSMIT FIFO data PARALLEL-TO-SERIAL Xoff–Xon–Xoff SERIAL-TO-PARALLEL Xon1 WORD Xon2 WORD Xoff1 WORD compare Xoff2 WORD programmed Xon-Xoff characters Rev. 06 — ...
Page 14
... NXP Semiconductors 7.4 Hardware reset, Power-On Reset (POR) and software reset These three reset methods are identical and will reset the internal registers as indicated in Table 4. Table 4 Table 4. Register Interrupt Enable Register Interrupt Identification Register FIFO Control Register Line Control Register ...
Page 15
... NXP Semiconductors 7.5 Interrupts The SC16IS740/750/760 has interrupt generation and prioritization (seven prioritized levels of interrupts) capability. The interrupt enable registers (IER and IOIntEna) enable each of the seven types of interrupts and the IRQ signal in response to an interrupt generation. When an interrupt is generated, the IIR indicates that an interrupt is pending and provides the type of interrupt through IIR[5:0] ...
Page 16
... NXP Semiconductors 7.5.1 Interrupt mode operation In Interrupt mode (if any bit of IER[3: the host is informed of the status of the receiver and transmitter by an interrupt signal, IRQ. Therefore not necessary to continuously poll the Line Status Register (LSR) to see if any interrupt needs to be serviced. Fig 12. Interrupt mode operation 7 ...
Page 17
... NXP Semiconductors 7.6 Sleep mode Sleep mode is an enhanced feature of the SC16IS740/750/760 UART enabled when EFR[4], the enhanced functions bit, is set and when IER[4] is set. Sleep mode is entered when: • The serial data input line, RX, is idle (see conditions”). • ...
Page 18
... NXP Semiconductors Figure 14 XTAL1 XTAL2 Fig 14. Prescaler and baud rate generator block diagram DLL and DLH must be written to in order to program the baud rate. DLL and DLH are the least significant and most significant byte of the baud rate divisor. If DLL and DLH are both zero, the UART is effectively disabled baud clock will be generated ...
Page 19
... NXP Semiconductors Table 8. Desired baud rate 50 75 110 134.5 150 300 600 1200 1800 2000 2400 3600 4800 7200 9600 19200 38400 Fig 15. Crystal oscillator circuit reference SC16IS740_750_760_6 Product data sheet 2 Single UART with I Baud rates using a 3.072 MHz crystal Divisor used to generate ...
Page 20
... NXP Semiconductors 8. Register descriptions The programming combinations for register selection are shown in Table 9. Register name Read mode RHR/THR IER IIR/FCR LCR MCR LSR MSR SPR TCR TLR TXLVL RXLVL [3] IODir IOState IOIntEna IOControl EFCR DLL DLH EFR XON1 XON2 XOFF1 XOFF2 [1] MCR[7] can only be modifi ...
Page 21
Table 10. SC16IS740/750/760 internal registers Register Register Bit 7 Bit 6 address [1] General register set 0x00 RHR bit 7 bit 6 0x00 THR bit 7 bit 6 0x01 IER CTS RTS interrupt [2] interrupt enable [2] enable 0x02 FCR ...
Page 22
Table 10. SC16IS740/750/760 internal registers Register Register Bit 7 Bit 6 address [9] Special register set 0x00 DLL bit 7 bit 6 0x01 DLH bit 7 bit 6 [10] Enhanced register set 0x02 EFR Auto CTS Auto RTS 0x04 XON1 ...
Page 23
... NXP Semiconductors 8.1 Receive Holding Register (RHR) The receiver section consists of the Receiver Holding Register (RHR) and the Receiver Shift Register (RSR). The RHR is actually a 64-byte FIFO. The RSR receives serial data from the RX pin. The data is converted to parallel data and moved to the RHR. The receiver section is controlled by the Line Control Register ...
Page 24
... NXP Semiconductors [1] FIFO reset requires at least two XTAL1 clocks, therefore, they cannot be reset without the presence of the XTAL1 clock. 8.4 Line Control Register (LCR) This register controls the data communication format. The word length, number of stop bits, and parity type are selected by writing the appropriate bits to the LCR. ...
Page 25
... NXP Semiconductors Table 13. LCR[ Table 14. LCR[ Table 15. LCR[ SC16IS740_750_760_6 Product data sheet Single UART with I LCR[5] parity selection LCR[4] LCR[3] Parity selection parity 0 1 odd parity 1 1 even parity 0 1 forced parity ‘1’ forced parity ‘0’ LCR[2] stop bit length ...
Page 26
... NXP Semiconductors 8.5 Line Status Register (LSR) Table 16 Table 16. Bit When the LSR is read, LSR[4:2] reflect the error bits (BI, FE, PE) of the character at the top of the RX FIFO (next character to be read). Therefore, errors in a character are identified by reading the LSR and then reading the RHR. ...
Page 27
... NXP Semiconductors 8.6 Modem Control Register (MCR) The MCR controls the interface with the mode, data set, or peripheral device that is emulating the modem. Table 17. Bit [1] MCR[7:5] and MCR[2] can only be modified when EFR[4] is set, that is, EFR[ write enable. [2] Only available on SC16IS750/SC16IS760. ...
Page 28
... NXP Semiconductors 8.7 Modem Status Register (MSR) This 8-bit register provides information about the current state of the control lines from the modem, data set, or peripheral device to the host. It also indicates when a control input from the modem changes state. Table 18. Bit [1] Only available on SC16IS750/SC16IS760. ...
Page 29
... NXP Semiconductors 8.8 Interrupt Enable Register (IER) The Interrupt Enable Register (IER) enables each of the six types of interrupt, receiver error, RHR interrupt, THR interrupt, modem status, Xoff received, or CTS/RTS change of state from LOW to HIGH. The IRQ output signal is activated in response to interrupt generation ...
Page 30
... NXP Semiconductors 8.9 Interrupt Identification Register (IIR) The IIR is a read-only 8-bit register which provides the source of the interrupt in a prioritized manner. Table 20. Bit 7:6 5:1 0 Table 21. Priority level [1] Modem interrupt status must be read via MSR register and GPIO interrupt status must be read via IOState register ...
Page 31
... NXP Semiconductors 8.10 Enhanced Features Register (EFR) This 8-bit register enables or disables the enhanced features of the UART. the enhanced feature register bit settings. Table 22. Bit 3:0 8.11 Division registers (DLL, DLH) These are two 8-bit registers which store the 16-bit divisor for generation of the baud clock in the baud rate generator. DLH stores the most signifi ...
Page 32
... NXP Semiconductors 8.12 Transmission Control Register (TCR) This 8-bit register is used to store the RX FIFO threshold levels to stop/start transmission during hardware/software flow control. settings. Table 23. Bit 7:4 3:0 TCR trigger levels are available from characters with a granularity of four. Remark: TCR can only be written to when EFR[ and MCR[ The programmer must program the TCR such that TCR[3:0] > ...
Page 33
... NXP Semiconductors 8.15 Receiver FIFO Level register (RXLVL) This register is a read-only register, it reports the fill level of the receive FIFO. That is, the number of characters in the RX FIFO. Table 26. Bit 7 6:0 8.16 Programmable I/O pins Direction register (IODir) This register is only available on the SC16IS750 and SC16IS760. This register is used to program the I/O pins direction ...
Page 34
... NXP Semiconductors 8.19 I/O Control register (IOControl) This register is only available on the SC16IS750 and SC16IS760. Table 30. Bit 7 Remark: As I/O pins, the direction, state, and interrupt of GPIO4 to GPIO7 are controlled by the following registers: IODir, IOState, IOIntEna, and IOControl. The state of CD, RI, DSR pins will not be refl ...
Page 35
... NXP Semiconductors 8.20 Extra Features Control Register (EFCR) Table 31. Bit [1] For SC16IS760 only. 9. RS-485 features 9.1 Auto RS-485 RTS control Normally the RTS pin is controlled by MCR bit hardware flow control is enabled, the logic state of the RTS pin is controlled by the hardware flow control circuitry. EFCR register bit 4 will take the precedence over the other two modes ...
Page 36
... NXP Semiconductors 9.2 RS-485 RTS output inversion EFCR bit 5 reverses the polarity of the RTS pin if the UART is in auto RS-485 RTS mode. When the transmitter has data to be sent it will deasserts the RTS pin (logic 1), and when the last bit of the data has been sent out the transmitter asserts the RTS pin (logic 0). ...
Page 37
... NXP Semiconductors 2 10. I C-bus operation The two lines of the I lines are connected to a positive supply via a pull-up resistor, and remain HIGH when the bus is not busy. Each device is recognized by a unique address whether microcomputer, LCD driver, memory or keyboard interface and can operate as either a transmitter or receiver, depending on the function of the device ...
Page 38
... NXP Semiconductors SDA MSB SCL START condition 2 Fig 18. Data transfer on the I data output by transmitter data output by receiver SCL from master S START condition 2 Fig 19. Acknowledge on the I A slave receiver must generate an acknowledge after the reception of each byte, and a master must generate one after the reception of each byte clocked out of the slave transmitter. There are two exceptions to the ‘ ...
Page 39
... NXP Semiconductors An address on the network is seven bits long, appearing as the most significant bits of the address byte. The last bit is a direction (R/W) bit. A ‘0’ indicates that the master is transmitting (write) and a ‘1’ indicates that the master requests data (read). A complete data transfer, comprised of an address byte indicating a ‘ ...
Page 40
... NXP Semiconductors master write: S SLAVE ADDRESS START condition master read: S SLAVE ADDRESS START condition combined S SLAVE ADDRESS formats: START condition read or 2 Fig 21. I C-bus data formats SC16IS740_750_760_6 Product data sheet Single UART with I data transferred (n bytes + acknowledge DATA A write acknowledge ...
Page 41
... NXP Semiconductors 10.3 Addressing Before any data is transmitted or received, the master must send the address of the receiver via the SDA line. The first byte after the START condition carries the address of the slave device and the read/write bit. address can be selected by using A1 and A0 pins. For example, if these 2 pins are connected to V communicates with it through this address ...
Page 42
... NXP Semiconductors Table 33 SPI interfaces. Bit 0 is not used, bits 2:1 select the channel, bits 6:3 select one of the UART internal registers. Bit 7 is not used with the I SPI interface to indicate a read or a write operation. S SLAVE ADDRESS White block: host to SC16IS740/750/760 ...
Page 43
SCLK SI R CH1 CH0 X R A[3:0] = register address; CH1 = 0, CH0 = 0 a. Register write SCLK CH1 CH0 X R ...
Page 44
... NXP Semiconductors Table 34. Bit 7 6:3 2:1 0 12. Limiting values Table 35. In accordance with the Absolute Maximum Rating System (IEC 60134). Symbol tot P/out T amb stg [1] 5.5 V steady state voltage tolerance on inputs and outputs is valid only when the supply voltage is present. 4.6 V steady state voltage tolerance on inputs and outputs when no supply voltage is present. ...
Page 45
... NXP Semiconductors 13. Static characteristics Table 36. Static characteristics V = 2 amb Symbol Parameter Supplies V supply voltage DD I supply current DD Inputs I2C/SPI, RX, CTS V HIGH-level input voltage IH V LOW-level input voltage IL I leakage current L C input capacitance i Outputs TX, RTS HIGH-level output voltage OH V LOW-level output voltage ...
Page 46
... NXP Semiconductors Table 36. Static characteristics V = 2 amb Symbol Parameter 2 I C-bus inputs SCL, CS/A0, SI/A1 V HIGH-level input voltage IH V LOW-level input voltage IL I leakage current L C input capacitance i [2] Clock input XTAL1 V HIGH-level input voltage IH V LOW-level input voltage IL I leakage current ...
Page 47
... NXP Semiconductors 14. Dynamic characteristics 2 Table 37. I C-bus timing specifications All the timing limits are valid within the operating supply voltage, ambient temperature range and output load 2 amb an input voltage All output load = 25 pF, except SDA output load = 400 pF. ...
Page 48
... NXP Semiconductors RESET Fig 25. SCL delay after reset START protocol condition (S) t SU;STA SCL t BUF SDA t HD;STA Rise and fall times refer Fig 26. I C-bus timing diagram SDA GPIOn Fig 27. Write to output (SC16IS750 and SC16IS760 only) SLAVE ADDRESS SDA IRQ MODEM pin Fig 28 ...
Page 49
... NXP Semiconductors SLAVE ADDRESS SDA IRQ GPIOn Fig 29. GPIO pin interrupt (SC16IS750 and SC16IS760 only) RX IRQ Fig 30. Receive interrupt SLAVE ADDRESS SDA IRQ Fig 31. Receive interrupt clear SLAVE ADDRESS SDA IRQ Fig 32. Transmit interrupt clear SC16IS740_750_760_6 Product data sheet Single UART with I ...
Page 50
... NXP Semiconductors Table 38. f dynamic characteristics XTAL V = 2 amb Symbol Parameter t clock pulse duration w1 t clock pulse duration w2 f frequency on pin XTAL XTAL [1] Applies to external clock, crystal oscillator max. 24 MHz ------- [2] XTAL t w3 EXTERNAL CLOCK Fig 33. External clock timing Table 39. ...
Page 51
... NXP Semiconductors Table 40. SC16IS760 SPI-bus timing specifications All the timing limits are valid within the operating supply voltage, ambient temperature range and output load 2 amb an input voltage All output load = 25 pF, unless otherwise specified Symbol Parameter t CS HIGH to SO 3-state delay time ...
Page 52
... NXP Semiconductors CS SCLK R/W GPIOx R A[3:0] = IOState (0x0B); CH1 = 0; CH0 = 0 Fig 35. SPI write IOState to GPIO switch (SC16IS750 and SC16IS760 only) CS SCLK SI A3 R/W DTR (GPIO5) R A[3:0] = MCR (0x04); CH1 = 0; CH0 = 0 Fig 36. SPI write MCR to DTR output switch (SC16IS750 and SC16IS760 only) ...
Page 53
... NXP Semiconductors CS SCLK R/W SO IRQ R A[3:0] = MSR (0x06); CH1 = 0; CH0 = 0 Fig 38. Read MSR to clear modem INT (SC16IS750 and SC16IS760 only) CS SCLK R/W SO IRQ R A[3:0] = IOState (0x0B); CH1 = 0; CH0 = 0 Fig 39. Read IOState to clear GPIO INT (SC16IS750 and SC16IS760 only) CS SCLK R/W SO IRQ R ...
Page 54
... NXP Semiconductors 15. Package outline TSSOP16: plastic thin shrink small outline package; 16 leads; body width 4 pin 1 index 1 DIMENSIONS (mm are the original dimensions) A UNIT max. 0.15 0.95 mm 1.1 0.25 0.05 0.80 Notes 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included. 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included. ...
Page 55
... NXP Semiconductors HVQFN24: plastic thermal enhanced very thin quad flat package; no leads; 24 terminals; body 0.85 mm terminal 1 index area terminal 1 24 index area DIMENSIONS (mm are the original dimensions) (1) A UNIT max. 0.05 0. 0.2 0.00 0.18 Note 1. Plastic or metal protrusions of 0.075 mm maximum per side are not included. ...
Page 56
... NXP Semiconductors TSSOP24: plastic thin shrink small outline package; 24 leads; body width 4 pin 1 index 1 DIMENSIONS (mm are the original dimensions) A UNIT max. 0.15 0.95 mm 1.1 0.25 0.05 0.80 Notes 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included. 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included. ...
Page 57
... NXP Semiconductors 16. Handling information Inputs and outputs are protected against electrostatic discharge in normal handling. However completely safe you must take normal precautions appropriate to handling integrated circuits. 17. Soldering of SMD packages This text provides a very brief insight into a complex technology. A more in-depth account of soldering ICs can be found in Application Note AN10365 “ ...
Page 58
... NXP Semiconductors • Process issues, such as application of adhesive and flux, clinching of leads, board transport, the solder wave parameters, and the time during which components are exposed to the wave • Solder bath specifications, including temperature and impurities 17.4 Reflow soldering Key characteristics in reflow soldering are: • ...
Page 59
... NXP Semiconductors Fig 44. Temperature profiles for large and small components For further information on temperature profiles, refer to Application Note AN10365 “Surface mount reflow soldering description” . 18. Abbreviations Table 43. Acronym CPU FIFO GPIO 2 I C-bus IrDA LCD MIR POR SIR SPI ...
Page 60
... NXP Semiconductors 19. Revision history Table 44. Revision history Document ID Release date SC16IS740_750_760_6 20080513 • Modifications: Figure 24 “SPI operation” • Table 37 “I – added specification t – updated – • Figure 25 “SCL delay after reset” • Table 39 “SC16IS740/750 SPI-bus timing specifications” ...
Page 61
... Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice ...
Page 62
... NXP Semiconductors 22. Contents 1 General description . . . . . . . . . . . . . . . . . . . . . . 1 2 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 2.1 General features . . . . . . . . . . . . . . . . . . . . . . . . 1 2 2.2 I C-bus features . . . . . . . . . . . . . . . . . . . . . . . . 2 2.3 SPI features . . . . . . . . . . . . . . . . . . . . . . . . . . . 2 3 Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2 4 Ordering information . . . . . . . . . . . . . . . . . . . . . 3 5 Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . 4 6 Pinning information . . . . . . . . . . . . . . . . . . . . . . 6 6.1 Pinning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 6.2 Pin description . . . . . . . . . . . . . . . . . . . . . . . . . 7 7 Functional description . . . . . . . . . . . . . . . . . . . 9 7.1 Trigger levels 7.2 Hardware flow control . . . . . . . . . . . . . . . . . . . . 9 7 ...