IC VOICE REC/PLAY 6MIN 28-DIP

ISD4003-06MPY

Manufacturer Part NumberISD4003-06MPY
DescriptionIC VOICE REC/PLAY 6MIN 28-DIP
ManufacturerNuvoton Technology Corporation of America
SeriesISD4003
ISD4003-06MPY datasheet
 


Specifications of ISD4003-06MPY

InterfaceSPI/MicrowireFilter Pass Band2.3kHz
Duration6 MinMounting TypeThrough Hole
Package / Case28-DIP (0.600", 15.24mm)Lead Free Status / RoHS StatusLead free / RoHS Compliant
1
Page 1
2
Page 2
3
Page 3
4
Page 4
5
Page 5
6
Page 6
7
Page 7
8
Page 8
9
Page 9
10
Page 10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
Page 10/38

Download datasheet (459Kb)Embed
PrevNext
PIN NAME
PIN NO.
SOIC /
TSOP
PDIP
XCLK
26
SCLK
28
6
External Clock Input : The ISD4003 series is configured at
the factory with an internal sampling clock frequency
centered to ± 1 percent of specification. The frequency is
then maintained to a variation of ± 2.25 percent over the
entire commercial temperature and operating voltage
ranges. The internal clock has a –6/+4 percent tolerance
over the industrial temperature and voltage ranges. A
regulated power supply is recommended for industrial
temperature range parts. If greater precision is required,
the device can be clocked through the XCLK pin as follows:
Part Number
ISD4003-04M
ISD4003-05M
ISD4003-06M
ISD4003-08M
These recommended clock rates should not be varied
because the anti-aliasing and smoothing filters are fixed.
Otherwise, aliasing problems can occur if the sample rate
differs from the one recommended. The duty cycle on the
input clock is not critical, as the clock is immediately
divided by two. If the XCLK is not used, this input must
be connected to ground.
8
Serial Clock : This is the input clock to the ISD4003 device.
It
is
generated
by
microcontoller) and is used to synchronize the data transfer
in and out of the device through the MOSI and MISO lines,
respectively. Data is latched into the ISD4003 on the rising
edge of SCLK and shifted out of the device on the falling
edge of SCLK.
- 10 -
ISD4003 SERIES
FUNCTION
Sample Rate
Required Clock
8.0 kHz
1024 kHz
6.4 kHz
819.2 kHz
5.3 kHz
682.7 kHz
4.0 kHz
512 kHz
the
master
device
(typically
Publication Release Date: Oct 31, 2008
Revision 1.31