ADP5023ACPZ-R7 Analog Devices Inc, ADP5023ACPZ-R7 Datasheet
ADP5023ACPZ-R7
Specifications of ADP5023ACPZ-R7
Related parts for ADP5023ACPZ-R7
ADP5023ACPZ-R7 Summary of contents
Page 1
Data Sheet FEATURES Main input voltage range: 2 5.5 V Two 800 mA buck regulators and one 300 mA LDO 24-lead × LFCSP package Regulator accuracy: ±3% Factory programmable or external adjustable VOUTx 3 ...
Page 2
ADP5023 TABLE OF CONTENTS Features .............................................................................................. 1 Applications....................................................................................... 1 General Description ......................................................................... 1 Typical Application Circuit ............................................................. 1 Revision History ............................................................................... 2 Specifications..................................................................................... 3 General Specifications ................................................................. 3 BUCK1 and BUCK2 Specifications ........................................... 4 LDO Specifications ...................................................................... 5 Input and ...
Page 3
Data Sheet SPECIFICATIONS GENERAL SPECIFICATIONS 2 5 AVIN IN1 IN2 IN3 typical specifications, unless otherwise noted. Table 1. Parameter INPUT VOLTAGE RANGE THERMAL SHUTDOWN Threshold Hysteresis START-UP TIME 1 BUCK1, ...
Page 4
ADP5023 BUCK1 AND BUCK2 SPECIFICATIONS 2 5 −40°C to +125°C for minimum/maximum specifications, and T AVIN IN1 IN2 J 1 specifications, unless otherwise noted. Table 2. Parameter Symbol OUTPUT ...
Page 5
Data Sheet LDO SPECIFICATIONS 0 1.7 V (whichever is greater IN3 OUT3 specifications, and T = 25°C for typical specifications, unless otherwise noted. A Table 3. Parameter Symbol INPUT VOLTAGE ...
Page 6
ADP5023 ABSOLUTE MAXIMUM RATINGS Table 5. Parameter AVIN to AGND VIN1, VIN2 to AVIN PGND1, PGND2 to AGND VIN3, VOUT1, VOUT2, VOUT3, FB1, FB2, FB3, EN1, EN2, EN3, MODE to AGND VOUT3 to AGND SW1 to PGND1 SW2 to PGND2 ...
Page 7
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS Table 7. Pin Function Descriptions Pin No. Mnemonic Description 1 AGND Analog Ground. 2 AGND Analog Ground. 3 VIN2 BUCK2 Input Supply (2 5.5 V). Connect VIN2 to VIN1 and AVIN. 4 SW2 ...
Page 8
ADP5023 TYPICAL PERFORMANCE CHARACTERISTICS 3 25°C, unless otherwise noted. IN1 IN2 IN3 A 140 120 100 2.3 2.8 3.3 3.8 4.3 INPUT VOLTAGE (V) Figure 3. ...
Page 9
Data Sheet 100 0.0001 0.001 0.01 I (A) OUT Figure 9. BUCK1 Efficiency vs. Load Current, Across Input Voltage 3.3 V, Auto Mode OUT1 100 ...
Page 10
ADP5023 100 0.001 0.01 I (A) OUT Figure 15. BUCK1 Efficiency vs. Load Current, Across Temperature 3 3.3 V, Auto Mode IN OUT1 100 90 ...
Page 11
Data Sheet T VOUT CH1 50mV CH2 500mA Ω M 400ns CH4 2.00V T 28.40% Figure 21. Typical Waveforms 3 OUT1 T VOUT CH1 ...
Page 12
ADP5023 VOUT 1 I OUT 2 CH1 50.0mV CH2 200mA Ω M 20.0µs A CH2 CH4 5.00V T 20.40% Figure 27. BUCK1 Response to Load Transient 3.3 V, Auto Mode OUT1 ...
Page 13
Data Sheet 250 200 150 –40°C 100 50 0 2.3 2.8 3.3 3.8 4.3 INPUT VOLTAGE (V) Figure 33. PMOS RDS vs. Input Voltage Across Temperature ON 3.45 3.40 3.35 3.30 3.25 3.20 3.15 0 0.05 0.10 0.15 I (A) ...
Page 14
ADP5023 3. 0.001 0.01 0 (mA) OUT Figure 39. LDO Output Noise vs. Load Current, Across Input Voltage 2.8 V OUT3 ...
Page 15
Data Sheet POWER DISSIPATION AND THERMAL CONSIDERATIONS The ADP5023 is a highly efficient μPMU, and, in most cases, the power dissipated in the device is not a concern. However, if the device operates at high ambient temperatures and maxi- mum ...
Page 16
ADP5023 Switching losses are associated with the current drawn by the driver to turn on and turn off the power devices at the switching frequency. The amount of switching power loss is given ...
Page 17
Data Sheet THEORY OF OPERATION GM ERROR AVIN PWM COMP VIN1 I LIMIT PWM/ PSM CONTROL LOW BUCK1 CURRENT SW1 DRIVER AND ANTISHOOT THROUGH PGND1 EN1 ENBK1 ENABLE ENBK2 EN2 AND MODE CONTROL ENLDO VDDA EN3 POWER MANAGEMENT UNIT The ...
Page 18
ADP5023 operation, poor circuit board design, or high ambient temperature. A 20°C hysteresis is included so that when thermal shutdown occurs, the regulators do not return to operation until the on-chip temperature drops below 130°C. When coming out of thermal ...
Page 19
Data Sheet BUCK1 AND BUCK2 The buck uses a fixed frequency and high speed current mode architecture. The buck operates with an input voltage of 2 5.5 V. The buck output voltage is set through external resistor dividers, ...
Page 20
ADP5023 the input conditions change again and the required duty cycle falls, the buck immediately restarts PWM regulation without allowing overshoot on the output voltage. Active Pull-Downs All regulators have optional, factory-programmable, active pull- down resistors discharging the respective output ...
Page 21
Data Sheet APPLICATIONS INFORMATION BUCK EXTERNAL COMPONENT SELECTION Trade-offs between performance parameters such as efficiency and transient response can be made by varying the choice of external components in the applications circuit, as shown in Figure 1. Feedback Resistors For ...
Page 22
ADP5023 The peak-to-peak output voltage ripple for the selected output capacitor and inductor values is calculated using the following equation ≈ RIPPLE V ( × × π RIPPLE × OUT Capacitors with lower ...
Page 23
Data Sheet LDO EXTERNAL COMPONENT SELECTION Feedback Resistors For the adjustable model, the maximum value not to exceed 200 kΩ (see Figure 48). Output Capacitor The ADP5023 LDO is designed for operation with small, space- saving ceramic ...
Page 24
ADP5023 PCB LAYOUT GUIDELINES Poor layout can affect ADP5023 performance, causing electro- magnetic interference (EMI) and electromagnetic compatibility (EMC) problems, ground bounce, and voltage losses. Poor layout can also affect regulation and stability. A good layout is implemented using the ...
Page 25
Data Sheet TYPICAL APPLICATION SCHEMATICS 2.3V TO 5.5V 1.7V TO 5.5V 2.3V TO 5.5V 1.7V TO 5.5V AVIN HOUSEKEEPING C FILT VOUT1 0.1µF VIN1 SW1 C1 FB1 BUCK1 4.7µF PGND1 ON EN1 EN1 OFF MODE MODE VOUT2 VIN2 MODE SW2 ...
Page 26
ADP5023 BILL OF MATERIALS Table 12. Reference Value C 0.1 μF, X5R, 6.3 V AVIN C3 μF, X5R, 6.3 V C1, C2 4.7 μF, X5R, 6 μF, X5R, 6 μH, ...
Page 27
... MIN FOR PROPER CONNECTION OF THE EXPOSED PAD, REFER TO THE PIN CONFIGURATION AND FUNCTION DESCRIPTIONS SECTION OF THIS DATA SHEET. 4 Package Description 24-Lead Frame Chip Scale Package [LFCSP_WQ] 24-Lead Frame Chip Scale Package [LFCSP_WQ] Evaluation Board for ADP5023ACPZ-R7 ADP5023 Package Option CP-24-10 CP-24-10 ...
Page 28
ADP5023 NOTES ©2011 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D09889-0-8/11(0) Rev Page Data Sheet ...