MT88E45AS Mitel, MT88E45AS Datasheet

no-image

MT88E45AS

Manufacturer Part Number
MT88E45AS
Description
0.3-6.0V; 4-wire calling number identification circuit 2. For bellcore CID and telephones and adjuncts
Manufacturer
Mitel
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MT88E45AS
Manufacturer:
MITEL
Quantity:
20 000
Features
Applications
Compatible with:
Bellcore ‘CPE Alerting Signal’ (CAS), ETSI
‘Dual Tone Alerting Signal’ (DT-AS), BT Idle
State and Loop State ‘Tone Alert Signal’
detection
1200 baud Bell 202 and CCITT V.23 FSK
demodulation
Separate differential input amplifiers with
adjustable gain for Tip/Ring and telephone
hybrid or speech IC connections
Selectable 3-wire FSK data interface (bit
stream or 1 byte buffer)
Facility to monitor the stop bit for framing error
check
FSK Carrier detect status output
3 to 5V +/- 10% supply voltage
Uses 3.579545MHz crystal or ceramic
resonator
Low power CMOS with power down
Bellcore CID (Calling Identity Delivery) and
CIDCW (Calling Identity Delivery on Call
Waiting) telephones and adjuncts
ETSI, BT CLIP (Calling Line Identity
Presentation) and CLIP with Call Waiting
telephones and adjuncts
Fax and answering machines
Computer Telephony Integration (CTI) systems
• Bellcore GR-30-CORE, SR-TSV-002476,
• ETSI ETS 300 778-1 (FSK only variant) & -2;
• BT (British Telecom) SIN227 & SIN242
IN1+
IN1-
GS1
IN2+
IN2-
GS2
V
ANSI/TIA/EIA-716, draft TIA/EIA-777;
REF
OSC1
+
+
-
-
Bias
Generator
Oscillator
FSKen+Tip/Ring CASen
PWDN
PWDN
PWDN
OSC2
Hybrid CASen
MODE
FSKen
CB0
Anti-Alias
Filter
Control Bit
Decode
PWDN
CB1
Figure 1 - Functional Block Diagram
CASen
PWDN
CB2
4-Wire Calling Number Identification Circuit 2
FSK
Bandpass
2130Hz
Bandpass
2750Hz
Bandpass
Advance Information
FSKen
CASen
CASen
DS5143
Description
The MT88E45 is a low power CMOS integrated
circuit suitable for receiving the physical layer signals
used in North American (Bellcore) Calling Identity
Delivery on Call Waiting (CIDCW) and Calling
Identity Delivery (CID) services. It is also suitable for
ETSI and BT Calling Line Identity Presentation
(CLIP) and CLIP with Call Waiting services.
The MT88E45 contains a 1200 baud Bell 202/CCITT
V.23 FSK demodulator and a CAS/DT-AS detector.
Two input op-amps allow the MT88E45 to be
connected to both Tip/Ring and the telephone hybrid
or speech IC receive pair for optimal CIDCW
telephone
demodulation is always on Tip/Ring, while CAS
detection can be on Tip/Ring or Hybrid Receive. Tip/
Ring CAS detection is required for Bellcore’s
proposed Multiple Extension Interworking (MEI) and
BT’s on-hook CLIP. A selectable FSK data interface
allows the data to be processed as a bit stream or
extracted from a 1 byte on chip buffer. Power
management has been incorporated to power down
the FSK or CAS section when not required. Full chip
power down is also available. The MT88E45 is
suitable for applications using a fixed power source
(with a +/-10% variation) between 3 and 5V.
FSK
Demodulator
Tone
Detection
Algorithm
Carrier
Detector
MT88E45AS
architectural
Ordering Information
-40 C to 85 C
Data Timing
Recovery
Guard
Time
MODE
ISSUE 2
STD
DR
(4-Wire CNIC2)
implementation.
20 Pin SOIC
MT88E45
DATA
DCLK
CD
DR/STD
ST/GT
EST
Vdd
Vss
March 1999
FSK
1

Related parts for MT88E45AS

MT88E45AS Summary of contents

Page 1

... Detector 2130Hz PWDN Bandpass Tone CASen Detection Algorithm 2750Hz Bandpass CASen CB2 CB1 Figure 1 - Functional Block Diagram MT88E45 (4-Wire CNIC2) ISSUE 2 Ordering Information MT88E45AS 20 Pin SOIC - architectural implementation. MODE Data Timing Recovery DR STD Guard Time March 1999 FSK DATA DCLK CD DR/STD ...

Page 2

MT88E45 Pin Description Pin # Name 1 V Voltage Reference (Output). Nominally Vdd/ used to bias the Tip/Ring and Hybrid input REF op-amps. 2 IN1+ Tip/Ring Op-amp Non-inverting (Input). 3 IN1- Tip/Ring Op-amp Inverting (Input). 4 GS1 Tip/Ring ...

Page 3

Advance Information Pin Description Pin # Name 10 DATA 3-wire FSK Interface Data (CMOS Output). Mark frequency corresponds to logical 1. Space frequency corresponds to logical 0. In mode 0 (when the CB0 pin is logic low) the FSK serial ...

Page 4

MT88E45 FSK CB0 CB1 CB2 Interface 0 Set by CB0 FSK Demodulation. Tip/Ring input (GS1) selected. DR/STD is DR. 0 Set by CB0 Hybrid CAS Detection. Hybrid Receive input (GS2) selected. DR/STD is STD. 0/1 0 ...

Page 5

Advance Information CNAM (Calling Name Delivery), VMWI (Visual Message Waiting Indicator) and CIDCW (Calling Identity Delivery on Call Waiting). In Europe, Caller ID requirements are defined by ETSI. The CPE documents are ETS 300 778-1 for on-hook, ETS 300 778-2 ...

Page 6

MT88E45 CAS detection only, its gain can always be tailored specifically for the CAS signal level. The FSK demodulator is compatible with Bellcore, ETSI and BT standards. The demodulated FSK data is either output directly (bit stream mode) or stored ...

Page 7

Advance Information 2130 Hz and 2750 Hz CAS/DT-AS Characteristics Frequency Tolerance Signal Level (per tone) Reject Level (per tone) Maximum Twist ( 2130Hz 2750Hz Duration Reject Duration Signal to Noise Ratio Hybrid Op-amp (GS2) Gain Vdd = 5V ...

Page 8

MT88E45 Both Tones Present CAS t DP EST t GP ST/GT STD Figure 5 - CAS Guard Time Circuit Operation Tone present guard time (t ) operation: In Figure 5 GP initially there is no CAS, EST is low so ...

Page 9

Advance Information Parameter Mark (Logical 1) Frequency Space (Logical 0) Frequency Received Signal Level Signal Reject Level Transmission Rate Twist ( MARK SPACE Signal to Noise Ratio Tip/Ring Op-Amp (GS1) Gain Vdd = 5V +/- 10% Tip/Ring Op-Amp ...

Page 10

MT88E45 FSK Data Interface The MT88E45 provides a powerful dual mode 3-wire interface so that the data bytes in the demodulated FSK bit stream can be extracted without the need either for an external UART or for the CPE’s microcontroller ...

Page 11

Advance Information activated released when there is no activity at the FSK bandpass filter output for 10ms. When CD is inactive (high), the raw output of the FSK demodulator is ignored by the internal data timing recovery circuit. ...

Page 12

MT88E45 Application Circuits TIP RING Microcontroller = From Microcontroller (FSK Interface Mode 1 selected) R15 is required only if both FSK interface mode 0 and power down features are used. Unless stated ...

Page 13

Advance Information 1.00 0.95 0.90 0.85 0.80 0.75 0.70 0.668 0.65 0.60 0.55 0.531 0.50 3.0 Figure 8 - Gain Ratio as a Function of Nominal Vdd Gain Setting Resistor Calculation Example for Figure 8: • For the desired nominal ...

Page 14

MT88E45 Interrupt Source 1 INT1 (Open Drain) Interrupt Source 2 INT2 (CMOS) MT88E45 DR/STD (CMOS) Figure 9 - Application Circuit: Multiple Interrupt Source 14 Vdd Vdd Resistor (R2) Resistor (R1 can be opened and D1 shorted if the ...

Page 15

Advance Information Absolute Maximum Ratings* Parameter 1 Supply voltage with respect Voltage on any pin other than supplies 3 Current at any pin other than supplies 4 Storage Temperature * Exceeding these values may cause permanent damage. ...

Page 16

MT88E45 DC Electrical Characteristics Characteristics 8 DCLK Output Low Sink DATA Current DR/STD CD, EST ST/GT 9 Input Current IN1+ IN1- IN2+ IN2- DCLK CB0 CB1 CB2 10 GT Output High- Impedance Current 11 V Output Voltage REF 12 Output ...

Page 17

Advance Information AC Electrical Characteristics Characteristics 1 Accept Signal Level Range 2 Bell 202 Format Reject Signal Level 3 Transmission Rate 4 Mark and Space Frequencies Bell 202 1 (Mark) Bell 202 0 (Space) CCITT V.23 1 (Mark) CCITT V.23 ...

Page 18

MT88E45 AC Electrical Characteristics Characteristics 1 Tone present detect time 2 Tone absent detect time † AC Electrical Characteristics are over recommended operating conditions unless otherwise stated. AC Electrical Characteristics Characteristics 1 Power-up time OSC2 2 Power-down time 3 Input ...

Page 19

Advance Information AC Electrical Characteristics Characteristics 1 Frequency 2 Duty cycle DCLK 3 Rise time 4 DCLK low set DCLK DR/STD 5 DCLK low hold time after DR † AC Electrical Characteristics are over recommended operating conditions ...

Page 20

MT88E45 DATA DCLK Figure 10 - DATA and DCLK Mode 0 Output Timing DR DCLK CDD DCD Figure Output Timing t R1 Figure 12 ...

Page 21

Advance Information start TIP/RING (A/B) WIRES stop t start DATA (Output) stop DCLK (Output (Output) Figure 13 - ...

Page 22

MT88E45 1st Ring TIP/RING B A PWDN Note 2 Note OSC2 FSKen Note Note 5 DCLK DATA Figure 15 - Application Timing for Bellcore On-hook Data Transmission Associated with Ringing, Notes: This on-hook case ...

Page 23

Advance Information CPE goes off-hook TIP/RING CAS Note 1 PWDN Note 8 Hybrid CASen Note 8 FSKen Note 2 Note OSC2 t DP EST t GP ST/GT t REC STD Note 9 Note Note ...

Page 24

MT88E45 Line Reversal ‘Idle State Tone Alert Signal’ DT-AS A/B Wires A B PWDN Note 6 Tip/Ring CASen t Note 6 DP EST t GP Note 1 ST/GT t REC STD Note 7 15 1ms TE DC load <120 A ...

Page 25

Advance Information Line Reversal (Optionally sent) Ring Burst A/B Wires A Note 1 PWDN 250-400ms Note load TE AC load FSKen Note Note 4 DCLK DATA t PU OSC2 Figure 18 - Application Timing ...

Page 26

16-Pin DIM Min Max Min A 0.093 0.104 0.093 (2.35) (2.65) (2.35) A 0.004 0.012 0.004 1 (0.10) (0.30) (0.10) B 0.013 0.020 0.013 (0.33) (0.51) (0.33) C 0.009 0.013 0.009 (0.231) (0.318) (0.231) D 0.398 0.413 ...

Page 27

... Mitel. This publication is issued to provide information only and (unless agreed by Mitel in writing) may not be used, applied or reproduced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned. The products, their specifications, services and other information appearing in this publication are subject to change by Mitel without notice. No warranty or guarantee express or implied is made regarding the capability, performance or suitability of any product or service. Information concerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specifi ...

Related keywords