MT8952BE Mitel, MT8952BE Datasheet
MT8952BE
Specifications of MT8952BE
Available stocks
Related parts for MT8952BE
MT8952BE Summary of contents
Page 1
... R/W Interface CS E IRQ Receive V FIFO SS RST ISO-CMOS ST-BUS MT8952BC MT8952BE MT8952BP MT8952BS Description The MT8952B HDLC Protocol Controller frames and formats data packets according to X.25 (Level 2) Recommendations from the CCITT. Transmit Transmit Logic Insertion FIFO Interrupt Address and Status Registers ...
Page 2
MT8952B ISO-CMOS 1 TxCEN 2 RxCEN 3 CDSTo 4 CDSTi IRQ R/W 14 VSS 28 PIN PDIP/CERDIP/SOIC Pin Description Pin No. Name 1 TxCEN ...
Page 3
Pin Description (continued) Pin No. Name 11 CS Chip Select Input - This is an active LOW input enabling the Read or Write operation to various registers in the Protocol Controller Enable Clock Input - This input activates ...
Page 4
MT8952B ISO-CMOS Introduction The MT8952B HDLC Protocol Controller handles bit oriented protocol structure and formats the data as per the packet switching protocol defined in the X.25 (Level 2) recommendations of the CCITT. transmits and receives the (information or control) ...
Page 5
Idle state: The Idle state is defined more contiguous ONEs. When the HDLC Protocol Controller is observing this condition on the receiving channel, the Idle bit in the General Status Register is set HIGH. On the transmit ...
Page 6
... MT8952B ISO-CMOS architecture, particularly MITEL’s Digital Network Interface Circuit (DNIC - MT8972). The data/packets are shifted in/out serially in ST-BUS format using the timing signals F0i and C2i/C4i. In addition to framing the data, the Protocol Controller reserves one channel (channel-1) on the ST-BUS for carrying control information (C-channel) and this timeslot can not be used for the packetized data ...
Page 7
Order of Bit Transmission/Reception The Least Significant Bit (LSB) corresponding the data bus is transmitted first on the serial output (CDSTo). On the receiving side, the first bit received on the serial input (CDSTi) is considered as ...
Page 8
MT8952B ISO-CMOS TD7 TD6 TD5 TD4 TD3 TD2 Figure 6 - Transmit Data Register Control Register (Read/Write): The Control Register (Figure 7) is used for general purpose control of the HDLC Protocol Controller. The ...
Page 9
The LSB of the Receiver Address Register is set LOW permanently and the address comparison is done only on remaining bits of the register. C-Channel Control Register (Read/Write CT7 CT6 CT5 CT4 ...
Page 10
MT8952B ISO-CMOS EOPD - End of Packet Detect: A HIGH on this bit confirms the reception of an ‘end of packet’ flag, an abort sequence or an invalid packet more bits on the incoming data stream (CDSTi). ...
Page 11
ST-BUS (CDSTi) during the Internal Timing Mode of the Protocol Controller. RESET When the MT8952B is reset by a low going pulse on the RST pin or by setting (logic high) the RST bit in the ...
Page 12
MT8952B ISO-CMOS microprocessor should wait for a 4/19 FULL interrupt before writing to the Tx FIFO again. FULL interrupt has been received, a maximum of 15 bytes should be written to the Tx FIFO, then transfer of information to the ...
Page 13
FIFO are flagged with two status bits. The status bits are found in the FIFO status register and indicate whether the byte to be read from the FIFO is the first byte of the packet, the middle of the packet, ...
Page 14
MT8952B ISO-CMOS Typical Connection A typical connection to the HDLC Protocol Controller is shown in Figure 14. The parallel port interfaces with 6800/6809 type processors. The bits A0-A3 are the addresses of various registers in the Protocol Controller. The microprocessor ...
Page 15
D0-D7 R MT8952B HDLC PROTOCOL A0- CONTROLLER RST S S IRQ O R F0i B-CHANNELS ( kbits/sec Max) Primary Terminal End Figure 15 - HDLC ...
Page 16
MT8952B ISO-CMOS Secondary End of the Link: At the secondary end of the communication link, a similar procedure is adopted to transmit/receive the data and control information. The MT8952B operates in the Internal Timing Mode as at the primary end, ...
Page 17
Absolute Maximum Ratings Parameter 1 Supply voltage 2 Voltage on any pin (other than supply pins) 3 Current on any pin (other than supply pins Supply or ground current 5 Storage temperature 6 Package power dissipation * Exceeding ...
Page 18
MT8952B ISO-CMOS AC Electrical Characteristics Voltages are with respect to ground (V ) unless otherwise stated. SS Characteristics 1 Delay between CS and E clock 2 Cycle time 3 E Clock pulse width HIGH 4 E Clock pulse width LOW ...
Page 19
CS t CSE CSE E t RWS R A0-A3 D0-D7 High Impedance NOTE: The read cycle cn be initiated either by the falling edge the rising edge of E clock ...
Page 20
MT8952B ISO-CMOS AC Electrical Characteristics (Figures 19, 20, 21 and 22). Voltages are with respect to ground (V Characteristics 1 Interrupt request release time 2 WD output delay HIGH to LOW 3 WD output delay LOW to HIGH 4 TEOP/REOP ...
Page 21
AC Electrical Characteristics Voltages are with respect to ground (V ) unless otherwise stated. SS Characteristics 1 Clock period on CKi pin 2 CKi transition time 3 TxCEN/RxCEN setup time 4 TxCEN/RxCEN hold time 5 CDSTi setup time 6 CDSTi ...
Page 22
MT8952B ISO-CMOS AC Electrical Characteristics Voltages are with respect to ground (V ) unless otherwise stated . SS Characteristics 1 Frame Pulse (F0i) width 2 Frame Pulse (F0i) setup time 3 Frame Pulse (F0i) hold time 4 CDSTo delay from ...