24WC16P Catalyst Semiconductor, 24WC16P Datasheet

no-image

24WC16P

Manufacturer Part Number
24WC16P
Description
Manufacturer
Catalyst Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
24WC16P
Manufacturer:
CSI
Quantity:
20 000
Part Number:
24WC16P1
Manufacturer:
AMD
Quantity:
3
Part Number:
24WC16PI
Manufacturer:
CSI
Quantity:
20 000
www.DataSheet4U.com
PIN FUNCTIONS
* Catalyst Semiconductor is licensed by Philips Corporation to carry the I
© 1999 by Catalyst Semiconductor, Inc.
Characteristics subject to change without notice
CAT24WC01/02/04/08/16
1K/2K/4K/8K/16K-Bit Serial E
FEATURES
DESCRIPTION
The CAT24WC01/02/04/08/16 is a 1K/2K/4K/8K/16K-
bit Serial CMOS E
256/512/1024/2048 words of 8 bits each. Catalyst’s
advanced CMOS technology substantially reduces de-
vice power requirements. The the CAT24WC01/02/04/
PIN CONFIGURATION
V SS
Pin Name
A0, A1, A2
SDA
SCL
WP
V
V
A 0
A 1
A 2
400 KHZ I
1.8 to 6.0Volt Operation
Low Power CMOS Technology
Write Protect Feature
— Entire Array Protected When WP at V
Page Write Buffer
CC
SS
DIP Package (P)
1
2
3
4
V SS
A 0
A 1
A 2
2
(* Available for 24WC01 and 24WC02 only)
C Bus Compatible*
8
7
6
5
Device Address Inputs
Serial Data/Address
Serial Clock
Write Protect
+1.8V to +6.0V Power Supply
Ground
1
2
3
4
TSSOP Package (U)
2
PROM internally organized as 128/
V CC
WP
SCL
SDA
Function
V SS
A 0
A 1
A 2
SOIC Package (J)
8
7
6
5
2
1
2
3
4
PROM
V CC
WP
SCL
SDA
8
7
6
5
IH
5020 FHD F01
V CC
WP
SCL
SDA
1
2
C Bus Protocol.
08/16 feature a 16-byte page write buffer. The device
operates via the I
write protection feature, and is available in 8-pin DIP, 8-
pin SOIC or 8-pin TSSOP.
BLOCK DIAGRAM
EXTERNAL LOAD
V CC
V SS
SDA
WP
SCL
A 0
A1
A2
Self-Timed Write Cycle with Auto-Clear
1,000,000 Program/Erase Cycles
100 Year Data Retention
8-pin DIP, 8-pin SOIC or 8 pin TSSOP
Commercial, Industrial and Automotive
Temperature Ranges
STATE COUNTERS
SLAVE
ADDRESS
COMPARATORS
START/STOP
CONTROL
LOGIC
WORD ADDRESS
LOGIC
2
C bus serial interface, has a special
BUFFERS
D OUT
ACK
XDEC
Doc. No. 25051-00 3/98
SHIFT REGISTERS
DATA IN STORAGE
TIMING CONTROL
HIGH VOLTAGE/
SENSE AMPS
DECODERS
COLUMN
E
2
PROM
24WCXX F03
S-1

Related parts for 24WC16P

24WC16P Summary of contents

Page 1

... WP Write Protect V +1.8V to +6.0V Power Supply CC V Ground SS * Catalyst Semiconductor is licensed by Philips Corporation to carry the I © 1999 by Catalyst Semiconductor, Inc. Characteristics subject to change without notice 2 PROM Self-Timed Write Cycle with Auto-Clear 1,000,000 Program/Erase Cycles 100 Year Data Retention 8-pin DIP, 8-pin SOIC or 8 pin TSSOP ...

Page 2

ABSOLUTE MAXIMUM RATINGS* Temperature Under Bias ................. – +125 C www.DataSheet4U.com Storage Temperature ....................... – +150 C Voltage on Any Pin with (1) Respect to Ground ........... –2. with Respect to Ground ............... ...

Page 3

A.C. CHARACTERISTICS V = +1.8V to +6.0V, unless otherwise specified. CC www.DataSheet4U.com Read & Write Cycle Limits Symbol Parameter F Clock Frequency SCL (1) T Noise Suppression Time I Constant at SCL, SDA Inputs t SCL Low to SDA Data ...

Page 4

FUNCTIONAL DESCRIPTION The CAT24WC01/02/04/08/16 supports the I www.DataSheet4U.com data transmission protocol. This Inter-Integrated Circuit Bus protocol defines any device that sends data to the bus transmitter and any device receiving data receiver. Data transfer ...

Page 5

All three address pins are used for these densities. If only one 24WC02 is addressed on the bus, all three address pins www.DataSheet4U.com (A0, A1and A2) can be left floating or connected to V ...

Page 6

Figure 5. Slave Address Bits www.DataSheet4U.com 24WC01/02 24WC04 24WC08 24WC16 * A0, A1 and A2 correspond to pin 1, pin 2 and pin 3 of the device. ** a8, a9 and a10 correspond to the address of the memory array ...

Page 7

Byte Write operation, however instead of terminating after the initial word is transmitted, the Master is allowed to send (P=7 for 24WC01 and P=15 for www.DataSheet4U.com CAT24WC02/04/08/16) additional bytes. After each byte has been transmitted the ...

Page 8

After the CAT24WC01/02/04/08/16 re- ceives its slave address information (with the R/W bit set to one), it issues an acknowledge, then transmits the 8- www.DataSheet4U.com bit byte requested. The master device does not send an acknowledge but ...

Page 9

Figure 9. Selective Read Timing S www.DataSheet4U.com T A BUS ACTIVITY: SLAVE R MASTER ADDRESS T SDA LINE Don't Care for 24WC01 Figure 10. Sequential Read Timing BUS ACTIVITY: SLAVE MASTER ADDRESS SDA LINE ...

Related keywords