UPD75216ACW

Manufacturer Part NumberUPD75216ACW
Description4-BIT SINGLE-CHIP MICROCOMPUTER
ManufacturerNEC
UPD75216ACW datasheet
 


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
Page 41
42
Page 42
43
Page 43
44
Page 44
45
Page 45
46
Page 46
47
Page 47
48
Page 48
49
Page 49
50
Page 50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
Page 41/72

Download datasheet (524Kb)Embed
PrevNext
Note
Mnemonic
Operands
CALL
!addr
CALLF
!faddr
RET
RETS
RETI
PUSH
rp
BS
POP
rp
BS
EI
IE
DI
IE
IN
A, PORTn
*
XA, PORTn
OUT
PORTn, A
*
PORTn, XA
HALT
STOP
NOP
SEL
RBn
MBn
* MBE = 0 or MBE = 1 and MBS = 15 must be set for execution of IN/OUT instruction.
Note
Instruction Group
No. of
Machine
Operation
Bytes
Cycle
3
3
(SP–4) (SP–1) (SP–2) PC
(SP–3)
MBE, RBE, PC
PC
addr, SP SP–4
13–0
2
2
(SP–4) (SP–1) (SP–2) PC
(SP–3)
MBE, RBE, PC
PC
000, faddr, SP SP–4
13–0
1
3
MBE, RBE, PC
(SP+1)
13, 12
PC
(SP) (SP+3) (SP+2)
11–0
SP SP+4
1
3 + S
MBE, RBE, PC
(SP+1)
13, 12
PC
(SP) (SP+3) (SP+2)
11–0
SP SP+4
then skip unconditionally
1
3
, , PC
(SP+1)
13, 12
PC
(SP) (SP+3) (SP+2)
11–0
PSW (SP+4) (SP+5), SP SP+6
1
1
(SP–1) (SP–2) rp, SP SP–2
2
2
(SP–1) MBS, (SP–2) RBS, SP SP–2
1
1
rp (SP+1) (SP), SP SP+2
2
2
MBS (SP+1), RBS (SP), SP SP+2
2
2
IME (IPS.3) 1
2
2
IE
1
2
2
IME (IPS.3) 0
2
2
IE
0
2
2
A PORTn
2
2
XA PORTn+1, PORTn
2
2
PORTn A
2
2
PORTn+1, PORTn XA
2
2
Set HALT Mode (PCC.2 1)
2
2
Set STOP Mode (PCC.3 1)
1
1
No Operation
2
2
RBS n
2
2
MBS n
(n = 0, 1, 15)
PD75216A
Addressing
Skip
Area
Condition
*6
11–0
13, 12
*9
11–0
13, 12
Unconditional
(n = 0 to 6)
(n = 4)
(n = 2 to 6)
(n = 4)
(n = 0 to 3)
*10
41