UPD75216ACW

Manufacturer Part NumberUPD75216ACW
Description4-BIT SINGLE-CHIP MICROCOMPUTER
ManufacturerNEC
UPD75216ACW datasheet
 


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
Page 51
52
Page 52
53
Page 53
54
Page 54
55
Page 55
56
Page 56
57
Page 57
58
Page 58
59
Page 59
60
Page 60
61
62
63
64
65
66
67
68
69
70
71
72
Page 57/72:

Data Retention Timing (STOP Mode Release by RESET)

Download datasheet (524Kb)Embed
PrevNext
DATA MEMORY STOP MODE LOW POWER SUPPLY VOLTAGE DATA RETENTION CHARACTERISTICS (Ta = –40
to +85 C)
PARAMETER
SYMBOL
Data retention power
V
DDDR
supply voltage
Data retention power
I
DDDR
supply current *1
Release signal set time
t
SREL
Oscillation stabilization
t
WAIT
wait time *2
* 1. Current to the on-chip pull-down resistor and power-on reset circuit (mask option) is not included.
2. Oscillation stabilization wait time is time to stop CPU operation to prevent unstable operation upon oscillation
start.
3. According to the setting of the basic interval timer mode register (BTM) (see below).
BTM3
BTM2
BTM1
0
0
0
1
1
0
1
1

Data Retention Timing (STOP Mode Release by RESET)

V
DD
STOP Instruction Execution
RESET
TEST CONDITIONS
V
= 2.0V
DDDR
Release by RESET
Release by interrupt request
BTM0
Wait Time (Values at f
= 4.19 MHz in parentheses)
XX
20
0
2
/f
(approx. 250 ms)
XX
17
1
2
/f
(approx. 31.3 ms)
XX
1
2
15
/f
(approx. 7.82 ms)
XX
1
2
13
/f
(approx. 1.95 ms)
XX
Internal Reset Operation
STOP Mode
Data Retention Mode
t
V
DDDR
SREL
PD75216A
MIN.
TYP.
MAX.
UNIT
2.0
6.0
V
0.1
10
A
0
s
17
2
/f
ms
X
*3
ms
HALT Mode
Operating Mode
t
WAIT
57