LC7218

Manufacturer Part NumberLC7218
DescriptionPLL frequency synthesizer for electronic tuning in AV system
ManufacturerSanyo Semiconductor Corporation
LC7218 datasheet
 


1
Page 1
2
Page 2
3
Page 3
4
Page 4
5
Page 5
6
Page 6
7
Page 7
8
Page 8
9
Page 9
10
Page 10
11
12
13
14
15
16
Page 10/16:

Serial Data I/O Methods

Download datasheet (266Kb)Embed
PrevNext

Serial Data I/O Methods

The LC7218 supports a total of three I/O modes: two control data input (serial data input) modes and one DO output
(serial data output) mode. Data I/O is performed after the mode has been determined.
The mode is selected by four data items (A
set high. The mode is determined when the CE pin goes high.
Mode
A
A
A
A
3
2
1
0
1
0
0
0
1
Serial data input (all bits)
Serial data input
2
0
0
1
0
(partial input)
3
0
0
1
1
Serial data output
0 to 0
1 to 0
0 to 0
0 to 0
Invalid setting
1. In the serial data input modes (modes 1 and 2), t
• Mode 1: A total of 40 bits, the four mode selection bits and the 36 control data bits (from D
the DI pin in synchronization with the clock (CL) signal.
• Mode 2: A total of 28 bits, the four mode selection bits and 24 control data bits (from D
the DI pin in synchronization with the clock (CL) signal.
LC7218, 7218M, 7218JM
to A
) synchronized with a clock (the CL pin) applied before the CE pin is
0
3
Item
• This mode is used to input all 36 bits of the control data (serial input data).
This mode is used for initialization following power on and to change data that
cannot be changed in mode 2. All 36 bits of the control data is input from the
LC7218 DI pin.
• This mode is used to input a subset (24 bits) of the control data (serial input
data).
This mode is used to change three data items: the programmable divider data
(D
to D
), the output port data (O
0
15
start data (CTEN), for a total of 24 bits. The other 12 bits of control data are not
changed by a mode 2 operation. (Use mode 1 when the other 12 bits must be
changed.)
• The DO output mode (serial data output) is used to output three data items from
the DO pin: the input port data, the general-purpose counter binary data and the
PLL unlock state data.
• This mode is invalid and does not support any data input or output operations.
≥ 1.5 µs, t
≥ 0 µs, t
≥ 1.5 µs, and t
1
2
3
Function
to O
) and the general-purpose counter
0
6
< 1.5 µs.
4
to T
), are input from
0
1
to CTEN), are input from
0
No. 4758-10/16