LC7218

Manufacturer Part NumberLC7218
DescriptionPLL frequency synthesizer for electronic tuning in AV system
ManufacturerSanyo Semiconductor Corporation
LC7218 datasheet
 


1
2
3
4
5
6
7
8
9
10
11
Page 11
12
Page 12
13
Page 13
14
Page 14
15
Page 15
16
Page 16
Page 11/16:

Structure of the Programmable Divider

Download datasheet (266Kb)Embed
PrevNext
2. In serial data output mode (mode 3), t
DO pin is an n-channel open drain output, the transition time depends on the value of the pull-up resistor.)
• Mode 3: Serial output mode (mode 3) is selected by the four bits of mode selection data.
When the CE pin goes high, I
and the next bit is output from the DO pin on each falling edge of the CL signal.
(Thus 27 clock cycles are required to output all data through the UL0 bit after CE goes high.)
When this mode is selected, at the point the CE pin falls to the low level, the DO pin will be forcibly set to
the high level. The DO pin will go low if the IN0 pin input changes state or if a general-purpose counter
measurement completes.
(General-purpose counter completion takes precedence over changes in the IN0 pin signal.)

Structure of the Programmable Divider

DV
SP
Input pin
(A)
1
*
FMIN
(B)
0
1
AMIN
(C)
0
0
AMIN
Note: 1. The actual divisor will be twice the set value when FMIN (A) is used.
For example, if the divisor setting is 1000 the actual divisor will be 2000 and if the divisor setting is 1001 the
actual divisor will be 2002. In other words, the channel skip will be twice the reference frequency.
2. To set the channel skips of 1, 5 and 9 kHz using FMIN (A), the crystal oscillator should be changed to 3.6
MHz. However, the times listed in the table that follows change since they are referenced to the crystal
oscillator frequency.
Note that care must be taken to prevent overtone oscillation when a 3.6 MHz crystal oscillator is used.
LC7218, 7218M, 7218JM
≥ 1.5 µs, t
≥ 0 µs, t
≥ 1.5 µs, and t
1
2
3
is output from the DO pin. After that, the internal shift register is shifted
O
Divisor setting
256 to 65536
Twice the set value
256 to 65536
The set value
4 to 4096
The set value
< 1.5 µs. (However, note that since the
5
Actual divisor
Input frequency range (MHz)
10 to 130
2 to 40
0.5 to 10
No. 4758-11/16