LC7218

Manufacturer Part NumberLC7218
DescriptionPLL frequency synthesizer for electronic tuning in AV system
ManufacturerSanyo Semiconductor Corporation
LC7218 datasheet
 


1
2
3
4
5
6
7
8
9
10
11
Page 11
12
Page 12
13
Page 13
14
Page 14
15
Page 15
16
Page 16
Page 14/16

Download datasheet (266Kb)Embed
PrevNext
2. When the general-purpose counter is used the DO pin can be used to check for completion of the general-purpose
counter measurement.
• When CTEN is set to 1, DO going low due to changes in IN0 is disabled and DO is set high automatically.
• DO is automatically set low when the general-purpose counter measurement completes.
(That is, DO can be used to check for measurement completion.)
PLL Unlock Data Read Out Procedure
The internal data UL(n) is set on the rising edge of øERROR
The øERROR data UL(n) from before the previous CE
In the example above, the data from the period between t
UL (n)
3210
øERROR < 0.55 µs
0000
0.55 µs ≤ øERROR < 1.11 µs
1000
1.11 µs ≤ øERROR < 2.22 µs
1001
2.22 µs ≤ øERROR < 3.33 µs
1011
3.33 µs ≤ øERROR
1111
UL0 : 1.11 µs
UL1 : 2.22 µs
Each bit is set to 1 according to øERROR as described above.
UL2 : 3.33 µs
UL3 : 0.55 µs
øERROR: the phase difference (for a 7.2 MHz crystal)
LC7218, 7218M, 7218JM
and reset on the rising edge of CE
rising edge can be read out in mode 3 (data output).
and t
is read out.
0
1
.
No. 4758-14/16