SAK-C167CR-4RM

Manufacturer Part NumberSAK-C167CR-4RM
Description16 Bit Single-Chip Microcontroller
ManufacturerInfineon Technologies AG
SAK-C167CR-4RM datasheet
 


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
Page 51
52
Page 52
53
Page 53
54
Page 54
55
Page 55
56
Page 56
57
Page 57
58
Page 58
59
Page 59
60
Page 60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
Page 57/74:

AC Characteristics External Clock Drive XTAL1

Download datasheet (2Mb)Embed
PrevNext
AC Characteristics
External Clock Drive XTAL1
(Operating Conditions apply)
Table 11
External Clock Drive Characteristics
Parameter
Symbol
t
Oscillator period
SR 30
OSC
2)
t
High time
SR 15
1
2)
t
Low time
SR 15
2
2)
t
Rise time
SR –
3
2)
t
Fall time
SR –
4
1)
The minimum and maximum oscillator periods for PLL operation depend on the selected CPU clock generation
mode. Please see respective table above.
2)
The clock input signal must reach the defined levels
3)
The minimum high and low time refers to a duty cycle of 50%. The maximum operating frequency (
direct drive mode depends on the duty cycle of the clock input signal.
0.5
V
DD
Figure 11
External Clock Drive XTAL1
Note: If the on-chip oscillator is used together with a crystal, the oscillator frequency is
limited to a range of 4 MHz to 40 MHz.
It is strongly recommended to measure the oscillation allowance (or margin) in the
final target system (layout) to determine the optimum parameters for the oscillator
operation. Please refer to the limits specified by the crystal supplier.
When driven by an external clock signal it will accept the specified frequency
range. Operation at lower input frequencies is possible but is guaranteed by
design only (not 100% tested).
Data Sheet
Direct Drive
Prescaler
1:1
min.
max.
min.
15
3)
5
3)
5
8
8
V
and
V
IL2
IH2
t
t
1
3
t
2
t
OSC
53
C167CR
C167SR
PLL
2:1
1:N
max.
min.
max.
1)
1)
45
500
10
10
5
10
5
10
.
t
4
V
IH2
V
IL
MCT02534
V3.2, 2001-07
Unit
ns
ns
ns
ns
ns
f
) in
CPU