MC14508BCP

Manufacturer Part NumberMC14508BCP
DescriptionDual 4-bit latch
ManufacturerMotorola
MC14508BCP datasheet
 
1
Page 1
2
Page 2
3
Page 3
4
Page 4
5
Page 5
6
Page 6
7
Page 7
Page 1/7

Download datasheet (203Kb)Embed
Next
MOTOROLA
SEMICONDUCTOR TECHNICAL DATA
Dual 4-Bit Latch
The MC14508B dual 4–bit latch is constructed with MOS P–channel and
N–channel enhancement mode devices in a single monolithic structure. The
part consists of two identical, independent 4–bit latches with separate Strobe
(ST) and Master Reset (MR) controls. Separate Disable inputs force the
outputs to a high impedance state and allow the devices to be used in time
sharing bus line applications.
These complementary MOS latches find primary use in buffer storage,
holding register, or general digital logic functions where low power
dissipation and/or high noise immunity is desired.
3–State Output
Supply Voltage Range = 3.0 Vdc to 18 Vdc
Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î
Capable–of Driving Two Low–power TTL Loads or One Low–power
Schottky TTL Load over the Rated Temperature Range
Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î
MAXIMUM RATINGS*
(Voltages Referenced to V SS )
Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î
Symbol
Parameter
V DD
DC Supply Voltage
V in , V out
Input or Output Voltage (DC or Transient)
I in , I out
Input or Output Current (DC or Transient),
per Pin
P D
Power Dissipation, per Package†
T stg
Storage Temperature
T L
Lead Temperature (8–Second Soldering)
* Maximum Ratings are those values beyond which damage to the device may occur.
†Temperature Derating:
Plastic “P and D/DW” Packages: – 7.0 mW/ _ C From 65 _ C To 125 _ C
Ceramic “L” Packages: – 12 mW/ _ C From 100 _ C To 125 _ C
TRUTH TABLE
MR
ST
Disable
D3
D2
0
1
0
0
0
0
1
0
0
0
0
1
0
0
0
0
1
0
0
1
0
1
0
1
0
0
0
0
X
X
1
X
0
X
X
X
X
1
X
X
X = Don’t Care
CIRCUIT DIAGRAM
DIS
MR
ST
D n
(TO OTHER THREE LATCHES)
REV 3
1/94
MC14508B
Motorola, Inc. 1995
344
Value
Unit
– 0.5 to + 18.0
V
– 0.5 to V DD + 0.5
V
10
mA
500
mW
_ C
– 65 to + 150
_ C
260
D1
D0
Q3
Q2
Q1
Q0
0
0
0
0
0
0
0
1
0
0
0
1
1
0
0
0
1
0
0
0
0
1
0
0
0
0
1
0
0
0
X
X
Latched
X
X
0
0
0
0
X
X
High Impedance
V DD
Q n
V SS
MC14508B
L SUFFIX
CERAMIC
CASE 623
P SUFFIX
PLASTIC
CASE 709
DW SUFFIX
SOIC
CASE 751E
ORDERING INFORMATION
MC14XXXBCP
Plastic
MC14XXXBCL
Ceramic
MC14XXXBDW
SOIC
T A = – 55 to 125 C for all packages.
BLOCK DIAGRAM
1
MR
Q0
5
2
ST
3
DIS
Q1
7
4
D0
Q2
9
6
D1
8
D2
Q3
11
10
D3
13
MR
Q0
17
14
ST
15
DIS
Q1
19
16
D0
Q2
21
18
D1
20
D2
Q3
23
22
D3
V DD = PIN 24
V SS = PIN 12
MOTOROLA CMOS LOGIC DATA

MC14508BCP Summary of contents