MC14504BCL

Manufacturer Part NumberMC14504BCL
DescriptionHex level shifter for TTL to CMOS or CMOS to CMOS
ManufacturerMotorola
MC14504BCL datasheet
 


1
Page 1
2
Page 2
3
Page 3
4
Page 4
5
Page 5
Page 1/5

Download datasheet (189Kb)Embed
Next
MOTOROLA
SEMICONDUCTOR TECHNICAL DATA
Hex Level Shifter for TTL to
CMOS or CMOS to CMOS
The MC14504B is a hex non–inverting level shifter using CMOS
technology. The level shifter will shift a TTL signal to CMOS logic levels for
any CMOS supply voltage between 5 and 15 volts. A control input also
allows interface from CMOS to CMOS at one logic level to another logic
level: Either up or down level translating is accomplished by selection of
power supply levels V DD and V CC . The V CC level sets the input signal levels
while V DD selects the output voltage levels.
UP Translates from a Low to a High Voltage or DOWN Translates from
a High to a Low Voltage
Input Threshold Can Be Shifted for TTL Compatibility
No Sequencing Required on Power Supplies or Inputs for Power Up or
Power Down
3 to 18 Vdc Operation for V DD and V CC
Diode Protected Inputs to V SS
Capable of Driving Two Low–Power TTL Loads or One Low–Power
Schottky TTL Load Over the Rated Temperature Range
LOGIC DIAGRAM
V CC
INPUT
SHIFTER
TTL/CMOS
MODE
MODE SELECT
Input Logic
Levels
Mode Select
1 (V CC )
TTL
0 (V SS )
CMOS
1/6 of package shown.
REV 3
1/94
MC14504B
Motorola, Inc. 1995
332
V DD
LEVEL
OUTPUT
Output Logic
Levels
CMOS
CMOS
MC14504B
L SUFFIX
CERAMIC
CASE 620
P SUFFIX
PLASTIC
CASE 648
D SUFFIX
SOIC
CASE 751B
ORDERING INFORMATION
MC14XXXBCP
Plastic
MC14XXXBCL
Ceramic
MC14XXXBD
SOIC
T A = – 55 to 125 C for all packages.
PIN ASSIGNMENT
V CC
1
16
V DD
A out
2
15
F out
A in
3
14
F in
B out
4
13
MODE
B in
5
12
E out
C out
6
11
E in
C in
7
10
D out
V SS
8
9
D in
This device contains circuitry to protect
the inputs against damage due to high static
voltages or electric fields referenced to the
V SS pin, only. Extra precautions must be
taken to avoid applications of any voltage
higher than maximum rated voltages to this
high–impedance circuit. For proper opera-
v
v
tion, the ranges V SS
V in
18 V and V SS
v
v
V out
V DD are recommended.
Unused inputs must always be tied to an
appropriate logic voltage level (e.g., either
V SS or V DD ). Unused outputs must be left
open.
MOTOROLA CMOS LOGIC DATA