MC14517BCL Motorola, MC14517BCL Datasheet

Page 1

... Content of 16–Bit 1 X High Impedance REV 3 1/94 MOTOROLA CMOS LOGIC DATA Motorola, Inc. 1995 Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î ...

Page 2

... Adc 5.0 7.5 — — pF 0.005 5.0 — 150 Adc 0.010 10 — 300 0.015 20 — 600 Adc 0.0001 0.1 — 3.0 Adc ( out ) MOTOROLA CMOS LOGIC DATA ...

Page 3

... When shift register sections are cascaded, the maximum rise and fall time of the clock input should be equal to or less than the rise and fall time of the data outputs, driving data inputs, plus the propagation delay of the output driving stage. REPETITIVE WAVEFORM 1 Figure 1. Power Dissipation Test Circuit and Waveform MOTOROLA CMOS LOGIC DATA ( pF Symbol TLH , t THL 5 PLH , t PHL 5 ...

Page 4

... OUTPUT 33–BIT INPUT V out = EXTERNAL POWER SUPPLY Characteristics Test Circuit 50% 10 90% 50% 10 PLH 90% 10 TLH t THL 90% 50% 10 TLH t THL TLH t THL PLH TLH t THL 3–STATE WE 3–STATE 48–BIT OUTPUT 64–BIT OUTPUT 49–BIT INPUT HIGH IMPEDANCE MOTOROLA CMOS LOGIC DATA ...

Page 5

... N SEATING PLANE 0.25 (0.010 –A– 0.25 (0.010) M MOTOROLA CMOS LOGIC DATA OUTLINE DIMENSIONS L SUFFIX CERAMIC DIP PACKAGE CASE 620–10 ISSUE V –B– 0.25 (0.010 SUFFIX PLASTIC DIP PACKAGE CASE 648–08 ISSUE R L SEATING –T– PLANE ...

Page 6

... Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur ...