MC14516BCL Motorola, MC14516BCL Datasheet
MC14516BCL
Available stocks
Related parts for MC14516BCL
MC14516BCL Summary of contents
Page 1
... NOTE: When counting up, the Carry Out signal is normally high and is low only when Q0 through Q3 are high and Carry In is low. When counting down, Carry Out is low only when Q0 through Q3 and Carry In are low. REV 3 1/94 MOTOROLA CMOS LOGIC DATA Motorola, Inc. 1995 Value Unit – 0 18.0 V – ...
Page 2
... Adc 5.0 7.5 — — pF 0.005 5.0 — 150 Adc 0.010 10 — 300 0.015 20 — 600 Adc MOTOROLA CMOS LOGIC DATA ...
Page 3
... Setup Time Hold Time Preset Enable Pulse Width * The formulas given are for the typical characteristics only #Data labelled “Typ” is not to be used for design purposes but is intended as an Indication of the IC’s potential performance. MOTOROLA CMOS LOGIC DATA ( pF Symbol Symbol TLH , t THL 5 ...
Page 4
... Figure 1. Power Dissipation Test Circuit and Waveform RESET 9 PRESET 1 ENABLE CLOCK 15 CARRY OUT 7 CARRY IN 5 UP/DOWN 10 TOGGLE FLIP–FLOP PARALLEL MC14516B 396 0.01 F CERAMIC CLOCK LOGIC DIAGRAM FLIP–FLOP FUNCTIONAL TRUTH TABLE Preset Enable Don’t Care 90% 50% 10 VARIABLE WIDTH Clock Parallel MOTOROLA CMOS LOGIC DATA ...
Page 5
... Q0, Q1, Q2, Q3, Binary outputs (Pins 6, 11, 14, 2) — Binary data is present on these outputs with Q0 correspond- ing to the least significant bit. Carry Out, (Pin 7) — Used when cascading stages, Carry Out is usually connected to Carry In of the next stage. This MOTOROLA CMOS LOGIC DATA t rem ...
Page 6
... C out goes low for one complete clock cycle, thus allowing the next counter to decrement/increment one count. (See Timing Diagram) The L.S.D. now counts through another cycle (15 clock pulses) and the above cycle is repeated. Figure 3. Presettable Cascaded 8–Bit Up/Down Counter MC14516B 398 out C in M.S.D. CLOCK MC14516B U RESISTORS = TERMINAL COUNT C out INDICATOR MOTOROLA CMOS LOGIC DATA ...
Page 7
... TIMING DIAGRAM FOR THE PRESETTABLE CASCADED 8–BIT UP/DOWN COUNTER MOTOROLA CMOS LOGIC DATA MC14516B 399 ...
Page 8
... P0 to P7. For this divide operation, both counters should be configured in the count down mode. The divide ratio of zero is an undefined state and should be avoided. Figure 4. Programmable Cascaded Frequency Divider MC14516B 400 out C in M.S.D. CLOCK MC14516B U RESISTORS = out = n f out BUFFER out MOTOROLA CMOS LOGIC DATA ...
Page 9
... N SEATING PLANE 0.25 (0.010 –A– 0.25 (0.010) M MOTOROLA CMOS LOGIC DATA OUTLINE DIMENSIONS L SUFFIX CERAMIC DIP PACKAGE CASE 620–10 ISSUE V –B– 0.25 (0.010 SUFFIX PLASTIC DIP PACKAGE CASE 648–08 ISSUE R L SEATING –T– PLANE ...
Page 10
... Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur ...