MC68HC705C8ACS

Manufacturer Part NumberMC68HC705C8ACS
DescriptionHCMOS 8-bit microcontroller unit
ManufacturerMotorola
MC68HC705C8ACS datasheet
 

Specifications of MC68HC705C8ACS

CaseDIP-40L  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
Page 31
32
Page 32
33
Page 33
34
Page 34
35
Page 35
36
Page 36
37
Page 37
38
Page 38
39
Page 39
40
Page 40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
Page 39/222:

Bootloader ROM

Download datasheet (3Mb)Embed
PrevNext
Addr.
Register Name
Port A Data Register
$0000
(PORTA)
See page 78.
Port B Data Register
$0001
(PORTB)
See page 81.
Port C Data Register
$0002
(PORTC)
See page 85.
Port D Fixed Input Register
$0003
(PORTD)
See page 88.
Port A Data Direction
$0004
Register (DDRA)
See page 79.
Port B Data Direction
$0005
Register (DDRB)
See page 82.
Port C Data Direction
$0006
(DDRC)
See page 86.
$0007
Unimplemented
$0008
Unimplemented
$0009
Unimplemented
Figure 2-2. I/O Register Summary (Sheet 1 of 4)
MC68HC705C8A — Rev. 3
MOTOROLA
Bit 7
6
5
Read:
PA7
PA6
PA5
Write:
Reset:
Read:
PB7
PB6
PB5
Write:
Reset:
Read:
PC7
PC6
PC5
Write:
Reset:
Read:
PD7
SS
Write:
Reset:
Read:
DDRA7 DDRA6
DDRA5
Write:
Reset:
0
0
0
Read:
DDRB7 DDRB6
DDRB5
Write:
Reset:
0
0
0
Read:
DDRC7 DDRC6
DDRC5
Write:
Reset:
0
0
0
= Unimplemented
Memory

Bootloader ROM

4
3
2
PA4
PA3
PA2
Unaffected by reset
PB4
PB3
PB2
Unaffected by reset
PC4
PC3
PC2
Unaffected by reset
SCK
MOSI
MISO
TDO
Unaffected by reset
DDRA4
DDRA3
DDRA2
DDRA1
0
0
0
DDRB4
DDRB3
DDRB2
DDRB1
0
0
0
DDRC4
DDRC3
DDRC2
DDRC1 DDRC0
0
0
0
U = Unaffected
Memory
1
Bit 0
PA1
PA0
PB1
PB0
PC1
PC0
RDI
DDRA0
0
0
DDRB0
0
0
0
0
Technical Data
39