MC68HC705C8ACS

Manufacturer Part NumberMC68HC705C8ACS
DescriptionHCMOS 8-bit microcontroller unit
ManufacturerMotorola
MC68HC705C8ACS datasheet
 

Specifications of MC68HC705C8ACS

CaseDIP-40L  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
Page 61
62
Page 62
63
Page 63
64
Page 64
65
Page 65
66
Page 66
67
Page 67
68
Page 68
69
Page 69
70
Page 70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
Page 66/222

Download datasheet (3Mb)Embed
PrevNext
Resets
Table 5-1. Programmable COP Timeout Period Selection
COP
CM1:CM0
Timeout Rate
15
00
f
2
OP
17
01
f
2
OP
19
10
f
2
OP
21
11
f
2
OP
5.3.3.2 Non-Programmable COP Watchdog
A timeout of the 18-stage ripple counter in the non-programmable COP
watchdog generates a reset. The timeout period is 65.536 ms when
f
OSC
is a direct function of the crystal frequency. The equation is:
Two memory locations control operation of the non-programmable COP
watchdog:
1. Non-programmable COP enable bit (NCOPE) in mask option
NOTE:
Writing a logic 1 to the programmable COP enable bit (PCOPE) in the
COP control register enables the programmable COP watchdog. Setting
the PCOPE bit while the NCOPE bit is programmed to logic 1 enables
both COP watchdogs to operate at the same time.
Technical Data
66
Programmable COP Timeout Period
f
= 4.0 MHz
f
= 3.5795 MHz
OSC
OSC
f
= 2.0 MHz
f
= 1.7897 MHz
OP
OP
16.38 ms
18.31 ms
65.54 ms
73.24 ms
262.14 ms
292.95 ms
1.048 s
1.172 s
= 4 MHz. The timeout period for the non-programmable COP timer
Timeout period =
register 2 (MOR2)
Programming the NCOPE bit in MOR2 to a logic 1 enables the
non-programmable COP watchdog. See
Register
2.
Resets
f
= 2.0 MHz
f
= 1.0 MHz
OSC
OSC
f
= 1.0 MHz
f
= 0.5 MHz
OP
OP
32.77 ms
65.54 ms
131.07 ms
262.14 ms
524.29 ms
1.048 s
2.097 s
4.194 s
262,144
f
OSC
9.5.3 Mask Option
MC68HC705C8A — Rev. 3
MOTOROLA