LM1292N National Semiconductor, LM1292N Datasheet

no-image

LM1292N

Manufacturer Part Number
LM1292N
Description
Video PLL System for Continuous-Sync Monitors
Manufacturer
National Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LM1292N
Manufacturer:
NS/国半
Quantity:
20 000
© 1999 National Semiconductor Corporation
LM1292
Video PLL System for Continuous-Sync Monitors
General Description
The LM1292 is a very low jitter, integrated horizontal time
base solution specifically designed to operate in high perfor-
mance, continuous-sync video monitors. It automatically
synchronizes to any H frequency from 22 kHz to 125 kHz
and provides the drive pulse to the high power deflection cir-
cuit.
Available sync processing includes a vertical sync separator
and a composite video sync stripper. An internal sync selec-
tion scheme gives highest priority to separate H and V sync,
then composite sync, and finally sync on video; no external
switching between sync sources is necessary. The LM1292
provides polarity-normalized H/HV and V sync outputs.
The
(Frequency-to-Voltage Converter) to set the center fre-
quency of the VCO (Voltage-Controlled Oscillator). This
technique allows autosync operation over the entire fre-
quency range using just one optimized set of external com-
ponents.
The system includes a second phase detector which com-
pensates for storage time variation in the horizontal output
transistor; the picture’s horizontal position is thus indepen-
dent of temperature and component variance.
The LM1292 provides DC control pins for H Drive duty cycle
and flyback phase.
Connection Diagram
LM1292
design
uses
an
DS012844
FIGURE 1. Order Number LM1292N
on-chip
See NS Package Number N28B
FVC
Features
n Wide continuous autosync range — 22 kHz–125 kHz
n No manufacturing trims required — internal VCO
n No costly high-precision components needed
n Very low phase jitter (below 800 ps at 125 kHz)
n DC controlled H phase and duty cycle
n Video mute pulse for blanking during H frequency
n Input sync prioritization
n Clamp pulse position and width control
n Continuous clamp pulse output, even with no sync input
n Resistor-programmable minimum and maximum VCO
n X-ray input disables H drive and mutes video until V
n H drive disabled for V
n Horizontal output transistor protected against accidental
n Capacitor-programmable frequency ramping, d f
(1:5.7) with no component switching or external
adjustments
capacitor trimmed on chip
transitions
frequency
powered down
turn-on during flyback
protects H output transistor during scanning mode
changes
DS012844-1
CC
<
9.5V
www.national.com
April 1999
vco
/d t ,
CC

Related parts for LM1292N

LM1292N Summary of contents

Page 1

... X-ray input disables H drive and mutes video until V powered down n H drive disabled for V n Horizontal output transistor protected against accidental turn-on during flyback n Capacitor-programmable frequency ramping protects H output transistor during scanning mode changes DS012844-1 FIGURE 1. Order Number LM1292N See NS Package Number N28B April 1999 CC < 9. vco ...

Page 2

... Absolute Maximum Ratings If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications. Supply Voltage Input Voltage Pin 14 Pin 24 Pins 5, 6 Pins 8, 28 Pins 2, 9, 12, 13, 15, 18 Power Dissipation ( (Above 25˚C, derate based on and T ...

Page 3

... Leading Edge Clamp Pulse , JMAX = (T − the number given in the Absolute Maximum Ratings, whichever is lower. For D JMAX these parts when board mounted follow: LM1292N 50˚C/W. JA resistor the horizontal output transistor turn-off delay from the rising edge of H Drive to the FBP peak. A DFB 3 = 12V 0V unless 14 ...

Page 4

Test Circuit www.national.com 4 ...

Page 5

Block Diagram Pin Descriptions See Figure 4 through Figure 14 for input and output sche- matics. Pin 1 — FVC CAP 2: Secondary FVC filter pin. C nected from this pin to ground. The width of the VIDEO MUTE (pin ...

Page 6

Pin Descriptions (Continued) resistor less should be connected from the input side of the coupling cap to pin 21 (GND) via a short path. See Figure 8 for the input schematic. Pin 13 — ...

Page 7

Input/Output Schematics FIGURE 4. DS012844-5 FIGURE 5. DS012844-6 FIGURE 6. DS012844-7 FIGURE 7. FIGURE 8. DS012844-4 FIGURE 9. FIGURE 10. 7 DS012844-8 DS012844-9 DS012844-10 www.national.com ...

Page 8

Input/Output Schematics FIGURE 11. www.national.com (Continued) DS012844-11 8 DS012844-12 FIGURE 12. DS012844-13 FIGURE 13. DS012844-14 FIGURE 14. ...

Page 9

Typical Application FIGURE 15. 9 DS012844-15 www.national.com ...

Page 10

... Italiano National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications. Order Number LM1292N See NS Package Number N28B 2. A critical component is any component of a life ...

Related keywords