GMS90C320 Hynix Semiconductor, GMS90C320 Datasheet
GMS90C320
Available stocks
Related parts for GMS90C320
GMS90C320 Summary of contents
Page 1
...
Page 2
...
Page 3
...
Page 4
...
Page 5
...
Page 6
...
Page 7
...
Page 8
...
Page 9
...
Page 10
...
Page 11
...
Page 12
...
Page 13
...
Page 14
...
Page 15
...
Page 16
...
Page 17
...
Page 18
...
Page 19
...
Page 20
...
Page 21
...
Page 22
...
Page 23
...
Page 24
...
Page 25
...
Page 26
Input low voltage (except EA, RESET) Input low voltage (EA) Input low voltage (RESET) Input high voltage (except XTAL1, EA, RESET) Input high voltage to XTAL1 Input high voltage to EA, RESET Output low voltage (ports Output ...
Page 27
Capacitive loading on ports 0 and 2 may cause spurious noise pulses to be superimposed on the V noise is due to external bus capacitance discharging into the port 0 and port 2 pins when these pins make 1-to-0 ...
Page 28
Input low voltage Input high voltage Output low voltage (ports Output low voltage (port 0, ALE, PSEN) Output high voltage (ports Output high voltage (port 0 in external bus mode, ALE, PSEN) Logic 0 ...
Page 29
A: Address C: Clock D: Input Data H: Logic level HIGH I: Instruction (program memory contents) L: Logic level LOW, or ALE P: PSEN Q: Output Data R: RD signal OCT. 2000 Ver 1.2 T: Time V: Valid W: WR ...
Page 30
... PSEN to valid instruction in Input instruction hold after PSEN Input instruction float after PSEN Address valid after PSEN Address to valid instruction in Address float to PSEN 1) Interfacing the GMS90C320 to devices with float times permissible. This limited bus contention will not cause any damage to port 0 Drivers 0V 0.3V, 0.6V ...
Page 31
RD pulse width WR pulse width Address hold after ALE RD to valid data in Data hold after RD Data float after RD ALE to valid data in Address to valid data in ALE Address valid ...
Page 32
... PSEN to valid instruction in Input instruction hold after PSEN Input instruction float after PSEN Address valid after PSEN Address to valid instruction in Address float to PSEN Interfacing the GMS90C320 to devices with float times permissible. This limited bus contention will not cause 1) any damage to port 0 Drivers 0V ...
Page 33
RD pulse width WR pulse width Address hold after ALE RD to valid data in Data hold after RD Data float after RD ALE to valid data in Address to valid data in ALE Address valid ...
Page 34
... PSEN to valid instruction in Input instruction hold after PSEN Input instruction float after PSEN Address valid after PSEN Address to valid instruction in Address float to PSEN 1) Interfacing the GMS90C320 to devices with float times permissible. This limited bus contention will not cause any damage to port 0 Drivers 0V 0.3V, 0.6V ...
Page 35
RD pulse width WR pulse width Address hold after ALE RD to valid data in Data hold after RD Data float after RD ALE to valid data in Address to valid data in ALE Address valid ...
Page 36
... PSEN to valid instruction in Input instruction hold after PSEN Input instruction float after PSEN Address valid after PSEN Address to valid instruction in Address float to PSEN 1) Interfacing the GMS90C320 to devices with float times permissible. This limited bus contention will not cause any damage to port 0 Drivers ...
Page 37
RD pulse width WR pulse width Address hold after ALE RD to valid data in Data hold after RD Data float after RD ALE to valid data in Address to valid data in ALE Address valid ...
Page 38
... PSEN to valid instruction in Input instruction hold after PSEN Input instruction float after PSEN Address valid after PSEN Address to valid instruction in Address float to PSEN 1) Interfacing the GMS90C320 to devices with float times permissible. This limited bus contention will not cause any damage to port 0 Drivers ...
Page 39
RD pulse width WR pulse width Address hold after ALE RD to valid data in Data hold after RD Data float after RD ALE to valid data in Address to valid data in ALE Address valid ...
Page 40
ALE PSEN PORT 0 PORT LHLL t LLPL PLP H t LLIV t PLIV t AZP L t LLAX INSTR. A0- A8-A15 ...
Page 41
ALE PSEN RD t PORT 0 PORT 2 ALE PSEN VLL PORT 0 PORT 2 OCT. 2000 Ver 1.2 t LHLL t LLDV t t LLW L RLR RLD LLA ...
Page 42
V 0. 0.45V AC Inputs during testing are driven at V Timing measurements are made For timing purposes a port pin is no longer ...
Page 43
CRYSTAL OSCILLATOR MODE 30pF 10pF for Crystals For Ceramic Resonators, contact resonator manufacturer. OCT. 2000 Ver 1.2 DRIVING FROM EXTERNAL SOURCE N.C. XTAL2 P-LCC-44/Pin 20 P-DIP-40/Pin 18 M-QFP-44/Pin 14 External Oscillator Signal XTAL1 P-LCC-44/Pin 21 ...
Page 44
BSC 0.0075 UNIT: INCH min. 0.020 0.120 0.090 0.180 0.165 OCT. 2000 Ver 1.2 ...
Page 45
OCT. 2000 Ver 1.2 2.075 2.045 0.065 0.100 BSC 0.045 UNIT: INCH 0.600 BSC 0.550 0.530 0-15 41 ...
Page 46
SEE DETAIL “A” 0.45 0.80 BSC 0.30 UNIT: MM 0-7 1.03 0.73 1.60 REF DETAIL “A” OCT. 2000 Ver 1.2 ...