STV6618 STMicroelectronics, STV6618 Datasheet
STV6618
Specifications of STV6618
Available stocks
Related parts for STV6618
STV6618 Summary of contents
Page 1
... Clamp on C Inputs, Bottom Clamp on RGB, Sync-tip Clamp on PrPb signals Bandwidth: 17 MHz Crosstalk Description The STV6618 is a highly integrated I²C bus- controlled video switch matrix, optimized for use in recordable Digital Video Disk applications or DVD players adapted to video signals with 1H and 2H formats video routings. It provides required for ...
Page 2
... Chroma Section Characteristics ......................................................................................... 10 2.7 Digital Outputs .................................................................................................................... 10 2.8 I²C Bus Characteristics ...................................................................................................... 11 Chapter 3 I²C BUS SELECTION . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .12 3.1 I²C Bus Addresses ............................................................................................................. 12 3.2 Power-on Reset: Bus Register Initial Conditions ............................................................... 15 Chapter 4 INPUT/OUTPUT GROUPS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .16 Chapter 5 APPLICATION DIAGRAMS Chapter 6 PACKAGE MECHANICAL DATA . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .22 Chapter 7 REVISION HISTORY . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .23 2/24 Table of Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .20 STV6618 ...
Page 3
... STV6618 1 GENERAL OVERVIEW 1.1 Pin Connections FBOUT_TV FBIN_AUX VDD SCL SDA GNDD CIN_TV Y/CVBSIN_TV DIGOUT1 CIN_TUN DIGOUT2 Figure 1: Pinout Diagram GENERAL OVERVIEW GNDB_REC 21 Y/CVBSOUT_REC 20 VCCB_REC 19 Y/CVBSIN_AUX 18 DIGOUT6 17 R/PR/CIN_AUX 16 DIGOUT5 15 G/YIN_AUX 14 DIGOUT4 13 B/PBIN_AUX 12 GND2 3/24 ...
Page 4
... External Transistor Command for Bidirectinnal B/C SCART I/O Green or Y Output to TV (SCART1 or external Cinch) Video Buffer Red Chroma Output to TV (SCART1 or external Cinch) Video Output Buffer Supply Pin Y/CVBS Output to TV (SCART1 or external Cinch) Fast Blanking Output to TV (SCART1) Fast Blanking Input from Auxiliary (SCART2) Description STV6618 ...
Page 5
... I²C Bus Clock I²C Bus Data Digital Ground Supply Chroma Input from TV (SCART1 or external Cinch) Y/CVBS Input from TV (SCART1 or external Cinch) Digital Output Pin 1 Chroma Input from Tuner Digital Output Pin 2 Figure 2: STV6618 Input/Output Diagram STV6618 (TQFP 44) GENERAL OVERVIEW Description R/PR/COUT_TV G/YOUT_TV B/PBOUT_TV ...
Page 6
... GENERAL OVERVIEW B/PbIN_ENC R/Pr/CIN_ENC G/YIN_ENC B/PbIN_AUX R/Pr/CIN_AUX G/YIN_AUX CIN_ENC CIN_TV CIN_TUN YIN_ENC CVBSIN_ENC Y/CVBS_AUX Y/CVBS_TV Y/CVBS_TUN 6/24 Figure 3: STV6618 Block Diagram STV6618 DIGOUT6 DIGOUT5 DIGOUT4 DIGOUT3 DIGOUT2 DIGOUT1 C_GATE ...
Page 7
... STV6618 2 ELECTRICAL CHARACTERISTICS 2.1 Absolute Maximum Ratings Symbol V Digital Section DD V Video Section CCV Voltage at Pin 1 to GND V - Video pins I - Bus pins, DIGOUT1,2,3 and C_GATE V Voltage at pin DIGOUT4-5-6 DIGOUT4-5-6 Maximum ESD voltage allowed. 100 pF capacitor discharged through V ESD 1.5 k serial resistor (Human Body Model) ...
Page 8
... 0 150 5 -0.5 0.0 5.5 6.0 and Gain = -0.3 2 0.32 0.40 Bottom Sync Pulse 0.57 0.60 2 Mute 2 Bottom Sync Pulse 1.2 1.3 1.3 1.4 2 Mute STV6618 Max. Unit 2 µA 2.5 V 3.1 V µ MHz ±0.5 dB ±0.5 ±0 0.5 dB 6.5 dB 0.3 dB 0.43 V 0.67 1 ...
Page 9
... STV6618 Symbol Parameter DC DC Output Voltage, RGB outputs OUTRGB DC Output Voltage Output (G/ DC OUTYOUT YOUT_TV, YPrPb mode Output Voltage, PrPb outputs OUTPrPb DPHI Differential Phase, Y/CVBS DG Differential Gain, Y/CVBS Mute Mute Suppression LNL Luminance non-linearity VSN Video Signal-to-Noise Ratio 1. Minimum Crosstalk values estimated during Qualification phase, based on ST Evaluation Board measurement, TQFP44 package soldered on board ...
Page 10
... LOAD Opened collector output LOAD Opened Collector Output = 4 150 OUT_VBUF Min. Typ. 2.9 3 1.4 1 4.43 MHz 4.43 MHz 150 LOAD 5.5 6.0 at 4.43 MHz, on one -55 Min. Typ 2 STV6618 unless otherwise Max. Unit 3 1 2.0 PP 1.6 V MHz 6 Max. Unit 24 k 0 ...
Page 11
... STV6618 2.8 I²C Bus Characteristics °C, V AMB CCV Symbol Parameter SCL V Low Level Input Voltage IL V High Level Input Voltage IH I Input Leakage Current LI SDA V Low Level Input Voltage IL V High Level Input Voltage IH I Input Leakage Current LI C Input Capacitance ...
Page 12
... DATA0 Sub-Address Data Y/CVBS Output Selection Auxiliary C Output Selection RGB or YPrPb or C mode Selection DIGOUT2 Control A Data Data DATA1 A .... DATAn Sub-Address +1 Sub-Address + Recorder Y/CVBS Output Selection Auxiliary Y/CVBS Output Selection Auxiliary or Encoder Fast Blanking Selection Selection DIGOUT1 Control STV6618 C_GATE Control ...
Page 13
... STV6618 Reg Addr (Hex Standby AUX Chroma TV Output 04 Output Standby Standby Note: Unused data must be set to “0”. Reg. Addr Description (Hex) Recorder Y/CVBS Output Selection 00 TV Y/CVBS Output Selection DigOUT6 Control AUX (SCART2) Y/CVBS Output Selection 01 AUX (SCART2) Chroma Output Selection ...
Page 14
... Y input, AUX. input select X X YPrPb mode selection, delayed sync pulse clamp inputs, black clamp at Y input, ENC. input select X X RGB/YPrPb outputs active X X RGB/YPrPb outputs high imp state X X Red output active, Green and Blue high imp. state STV6618 ...
Page 15
... STV6618 Reg. Addr Description (Hex) C_Gate Output Control DIGOUT1 03 DIGOUT2 DIGOUT3 DIGOUT4 Control ENC Inputs TUN Inputs TV Inputs AUX Inputs 04 REC Outputs AUX Outputs COUT_AUX Output TV Outputs Full Stop 3.2 Power-on Reset: Bus Register Initial Conditions Power-on Reset is active when supply V Reg ...
Page 16
... Protected Pad V V CCB1,2,3 DD Protected Pad CCB_REC Protected Pad Figure 8: Fast Blanking Inputs (Pin 35 CCB3 DD tri Protected Pad Figure 9: I²C Bus SCL I/O (Pin 37 VDD_FLOAT 10 k Protected Pad Figure 10: Fast Blanking Output (Pin 34) V CCB3 V DD STV6618 V CCB3 Protected Pad ...
Page 17
... STV6618 Figure 11: Bottom Clamped Video Inputs (Pins and 41 tri Protected Pad Figure 12: DIGOUT 1, 2 and 3 (Pins 42, 44 and Figure 13: DIGOUT 4, 5 and 6 (Pins 14, 16 and 18 Float_Bus Protected Pad Protected Pad Float_DigOUT V DD INPUT/OUTPUT GROUPS Figure 14: Average Clamped Video Inputs (Pins 6, 40 and 43) ...
Page 18
... INPUT/OUTPUT GROUPS Botclamp Protected Pad Protected Pad Botclamp tri Protected Pad 18/24 Figure 17: R/Pr/C Inputs (Pins 9 and 17 Figure 18: G/Y Inputs (Pins 10 and 15) Botclamp tri Figure 19: B/Pb Inputs (Pins 11 and 13 sepsel STV6618 ...
Page 19
... STV6618 VCCB3 VCCB2 VCCB1 VCCB_REC GNDB GNDB_REC These symbols represent some huge diode and Zener-like components used for ESD They are not supposed to be paths for any current in normal operation mode. Figure 20: Power Supply Connection V CC Float_VidOUTs GND1 protection of the device. ...
Page 20
... R46 R47 VCCB_REC VCCB 10K 10K 10K 19 18 DOut 6 DigOUT6 C33 17 100n 16 DOut 5 DigOUT5 C36 15 G/YIN_AUX 1µ 14 DOut 4 DigOUT4 C38 13 B/PbIN_AUX 100n 12 GND2 VCC C41 C42 100n 10µ R51 R52 R53 R54 R55 R56 R30 to R35: expected loads on Decoder outputs STV6618 ...
Page 21
... SCART JFET N R12 75 VCCB 100n 100n 100n C4 U1 10µ 34 FBOUT_TV 35 FBIN_AUX Y/CVBSOUT_REC 36 VDD 37 SCL Y/CVBSIN_AUX 38 SDA 39 STV6618 GNDD 40 CIN_TV 41 Y/CVBSIN_TV 42 DigOUT1 43 CIN_TUN 44 DigOUT2 C16 47n C19 C20 C21 C22 C23 100n 100n 100n 100n 100n APPLICATION DIAGRAMS AUX1 SCART JFET N C5 ...
Page 22
... D 12.00 0.472 D1 10.00 0.394 D3 8.00 0.315 E 12.00 0.472 E1 10.00 0.394 E3 8.00 0.315 e 0.80 0.031 K 0° 3.5° 7° L 0.45 0.60 0.75 0.018 0.024 0.030 L1 1.00 0.039 Number of Pins N 44 STV6618 0.063 0.006 0.008 ...
Page 23
... STV6618 7 REVISION HISTORY The following table summarizes the modifications applied to this document. Revision 1.0 First Issue New pinout proposal, to improve connection to TV SCART. Slight correction of electrical parameters (changed value in Bold). Correction of DigOUT1-2-3 I²C control specification (changed value in bold) New pinout proposal, To improve connection to SCARTs. Application layout hypothesis: 1 layer PCB lower side (copper side), SCART on upper side Application diagrams added ...
Page 24
... Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - U.S.A. 24/24 express written approval of STMicroelectronics. The ST logo is a registered trademark of STMicroelectronics © 2003 STMicroelectronics - All Rights Reserved STMicroelectronics GROUP OF COMPANIES www.st.com STV6618 ...