CY7C924ADX Cypress Semiconductor Corporation., CY7C924ADX Datasheet
CY7C924ADX
Available stocks
Related parts for CY7C924ADX
CY7C924ADX Summary of contents
Page 1
... Positive ECL (PECL) compatible differential transmission line drivers at a bit-rate of 10 times the input reference clock. The receive section of the CY7C924ADX HOTLink accepts a serial bit-stream from one of two PECL-compatible differential line receivers and, using a completely integrated PLL Clock Synchronizer, recovers the timing information necessary for data reconstruction ...
Page 2
... CY7C924ADX Transceiver Logic Block Diagram TXDATA TX STATUS 13 3 Output Register Input Register Flags Transmit FIFO MUX Transmit Formatter Pipeline Register Parity Checker Byte-Packer BIST LFSR 8B/10B Encoder MUX Serial Shifter LOOPBACK CONTROL DLB[1:0] LOOPTX 3 LOOPBACK OUTA CONTROL Document #: 38-02008 Rev. *A CONTROL ...
Page 3
... Document #: 38-02008 Rev. *A TQFP Top View CY7C924ADX Input Voltage ..................................... –0. Static Discharge Voltage (per MIL-STD-883, Method 3015) Latch-Up Current Operating Range Range +0.5V Commercial DD Industrial CY7C924ADX SPDSEL 74 RANGESEL 73 RFEN 72 TXFULL* 71 AM* 70 TXHALF* 69 RXEN* 68 TXCLK 67 RXRST* 66 VSS 65 RXSC/D* 64 VDD 63 VSS VDD 62 61 ...
Page 4
... Pin Descriptions CY7C924ADX HOTLink Transceiver Pin # Name I/O Characteristics Transmit Path Signals 44, 42, TXDATA[7:0] TTL input, sampled 40, 36, on TXCLK or 34, 32, REFCLK 30, 22 Internal Pull-Up 46 TXINT/ TTL input, sampled TXOPIN/ on TXCLK or TXDATA[8] REFCLK Internal Pull-Up 54 TXHALT*/ TTL input, sampled TXDATA[9] on TXCLK or REFCLK ...
Page 5
... Pin Descriptions (continued) CY7C924ADX HOTLink Transceiver Pin # Name I/O Characteristics 20 TXSC/D* TTL input, sampled on TXCLK or REFCLK Internal Pull-Up 18 TXEN* TTL input, sampled on TXCLK or REFCLK Internal Pull-Up 9 TXSTOP* TTL input, sampled on TXCLK , Internal Pull-Up 68 TXCLK TTL clock input, Internal Pull-Up 72 TXFULL* 3-state TTL output, ...
Page 6
... When a C3.0 (K28.3) special code is received RXINT is set LOW. These spe- cial codes are assumed to be generated in response to equivalent transitions on the TXINT input of an attached CY7C924ADX HOTLink transceiver. This signal is extracted prior to the Receive FIFO and (except for Receive Discard Policy 0) the associated command codes are not considered “data” entered into the Receive FIFO and are discarded ...
Page 7
... Pin Descriptions (continued) CY7C924ADX HOTLink Transceiver Pin # Name I/O Characteristics 29 RXRVS/ Bidirectional TTL, RXDATA[10] changes following RXCLK , or sampled by RXCLK Internal Pull-Up 23 RXSOC/ Bidirectional TTL, RXDATA[11] changes following RXCLK , or sampled by RXCLK 65 RXSC/D* Bidirectional TTL, changes following RXCLK , or sampled by RXCLK 69 RXEN* TTL input, sampled ...
Page 8
... Pin Descriptions (continued) CY7C924ADX HOTLink Transceiver Pin # Name I/O Characteristics 19 RXHALF* TTL output, changes following RXCLK 21 RXEMPTY* 3-state TTL output, changes following RXCLK 67 RXRST* TTL input, sampled on RXCLK Internal Pull-Up 73 RFEN TTL input, asynchronous, Internal Pull-Up 77 RXBISTEN* TTL input, asynchronous, Internal Pull-Up ...
Page 9
... Pin Descriptions (continued) CY7C924ADX HOTLink Transceiver Pin # Name I/O Characteristics 75 SPDSEL Static control input TTL levels Normally wired HIGH or LOW 74 RANGESEL Static control input TTL levels Normally wired HIGH or LOW 49 EXTFIFO Static control input TTL levels Normally wired HIGH or LOW 28 FIFOBYP* ...
Page 10
... Pin Descriptions (continued) CY7C924ADX HOTLink Transceiver Pin # Name I/O Characteristics 50 BYTE8/10* Static control input TTL levels Normally wired HIGH or LOW 52, 51 RESET*[1:0] TTL input, asynchronous 1 TEST* TTL input, asynchronous. Normally wired HIGH Analog I/O and Control 89, 90, OUTA PECL differential ...
Page 11
... Pin Descriptions (continued) CY7C924ADX HOTLink Transceiver Pin # Name I/O Characteristics 3 LFI* TTL output, changes following RXCLK Power 80, 87, V DDA 88, 95, 96, 98 76, 79, V SSA 83, 84, 91, 92, 99 14, 17 35, 55, 62, 64 11, 13 15, 26, 37, 38, 39, 57, 63, 66 Document #: 38-02008 Rev. *A Signal Description Link Fault Indication Output. Active LOW. ...
Page 12
... The CY7C924ADX offers a large feature set, allowing used in a wide range of host systems. Some of the configura- tion options are: • ...
Page 13
... FIFOBYP* HIGH to enable the internal FIFOs. In these config- urations, all writes to the Transmit Input Register, and associ- ated transfers to the Transmit FIFO, are controlled by TXCLK. The remainder of the transmit data path is clocked by REFCLK or synthesized derivatives of REFCLK. CY7C924ADX [1] Pre-encoded Encoded 10-bit 12-bit ...
Page 14
... UTOPIA interface standards enabled by setting EXTFIFO LOW. In UTOPIA timing, the TXEMPTY* and TXFULL* outputs and TXEN* input, are all active LOW signals. If the CY7C924ADX is addressed by AM*, it becomes “selected” when TXEN* is asserted LOW. Following selection, data is written into the Transmit FIFO on every clock cycle where TXEN* remains LOW ...
Page 15
... The 111b character format is used to send a serial addresses to attached receivers. These serial addresses allow a host to direct (the following) data to a specific destination or destina- tions, when the CY7C924ADX devices are connected in a ring or bus topology. The Serial Address marker may also be used to send packet ...
Page 16
... LFSR in the Receiver. The specific patterns generated are described in detail in the Cypress application note “HOTLink Built-In Self-Test.” The se- quence generated by the CY7C924ADX is identical to that in the CY7B923 and CY7C929, allowing interoperable systems to be built when used at compatible serial signaling rates. Encoder ...
Page 17
... PLL The clock multiplier PLL can accept a REFCLK input between 8 MHz and 40 MHz, however, this clock range is limited by the operation mode of the CY7C924ADX as selected by the SPDSEL and RANGESEL inputs, and to a limited extent, by OUTA the BYTE8/10* and FIFOBYP* signals. The operating serial ...
Page 18
... For those systems requiring selection of only INA or INB , the DLB[1:0] signals can be tied LOW, and the A/B selection can be performed using only A/B*. For those systems requiring only a single input and a local loopback, the CY7C924ADX Page ...
Page 19
... If RFEN is LOW, the framer is disabled and no changes are made to character boundaries. The framer in the CY7C924ADX operates by shifting the inter- nal character position to align with the character clock. This ensures that the recovered clock does not contain any signifi- ...
Page 20
... The protocol enhancements of the transmit path are mirrored in the receive path logic. The majority of these enhancements require that the Receive FIFO be enabled to allow the CY7C924ADX to manage the data stream. In addition to the standard 10B/8B decoding used for character reception and recovery, the CY7C924ADX also supports: • ...
Page 21
... Receive FIFO or discarded (see Table 6). Address Matching For those modes where address matching is enabled, the CY7C924ADX’s ability to accept or discard data can be con- trolled by the remote transmitter. This is often useful in config- urations with one or more data sources and multiple data des- tinations ...
Page 22
... Receive Output Register The Receive Output Register changes in response to the ris- ing edge of RXCLK. The Receive FIFO status flag outputs of this register are placed in a High-Z state when the CY7C924ADX is not addressed (AM* is sampled HIGH). The CY7C924ADX CY7C924ADX RXEN RXEMPTY ...
Page 23
... RXD[2] RXD[3] RXD[3] RXD[4] RXD[4] RXD[5] RXD[5] RXD[6] RXD[6] RXD[7] RXD[7] RXINT RXD[8] RXOP RXD[8] (LOW) RXD[9] RXRVS RXSOC CY7C924ADX [1] Decoded 10-bit Byte-Packed Character Stream Undecoded 12-bit (10-bit characters) Character Stream HIGH LOW LOW LOW RXSC/D* [5] RXD[0] RXD[0] RXD[1] RXD[1] RXD[2] ...
Page 24
... Both reads and writes to the register require the device to be addressed (AM* is LOW) and for RXRST asserted (LOW). When accessed for write or read operations, the RXRVS sig- nal is used as a read/write selector, and RXSC/D* is used to select the operating mode (multicast or unicast) of the Serial Address Register. CY7C924ADX RXDATA[0] LSB Page ...
Page 25
... CY7C924ADX DC Electrical Characteristics Parameter Description TTL Outputs V Output HIGH Voltage OHT V Output LOW Voltage OLT I Output Short Circuit Current OST I High-Z Output Leakage Current OZL TTL Inputs V Input HIGH Voltage IHT V Input LOW Voltage ILT I Input HIGH Current IHT I Input LOW Current ...
Page 26
... TTL AC Test Load 3.0V 3.0V 2.0V V =1.5V th 0.8V 0. (c) TTL Input Test Waveform CY7C924ADX Transmitter TTL Switching Characteristics, FIFO Enabled Parameter f TXCLK Clock Cycle Frequency With Transmit FIFO Enabled TS t TXCLK Period TXCLK t TXCLK HIGH Time TXCPWH t TXCLK LOW Time ...
Page 27
... CY7C924ADX Receiver TTL Switching Characteristics, FIFO Enabled Parameter f RXCLK Clock Cycle Frequency With Receive FIFO Enabled RIS t RXCLK Input Period RXCLKIP t RXCLK Input HIGH Time RXCPWH t RXCLK Input LOW Time RXCPWL [10] t RXCLK Input Rise Time RXCLKIR [10] t RXCLK Input Fall Time ...
Page 28
... CY7C924ADX Receiver TTL Switching Characteristics, FIFO Bypassed Parameter [14] f RXCLK Clock Output Frequency—100 to 200 MBaud ROS (RANGESEL is HIGH, ENCBYP* is HIGH or BYTE8/10* is HIGH) RXCLK Clock Output Frequency—50 to 100 MBaud (RANGESEL is LOW, ENCBYP* is HIGH or BYTE8/10* is HIGH) RXCLK Clock Output Frequency—100 to 200 MBaud ...
Page 29
... Deterministic Jitter (peak-peak Random Jitter ( ) RJ t Transmitter Total Output Jitter (pk-pk) JT CY7C924ADX REFCLK Input Switching Characteristics Parameter Description f REFCLK Clock Frequency—50 to 100 MBaud, REF 10-bit mode, encoder bypass, REFCLK = 2x character rate REFCLK Clock Frequency—50 to 100 MBaud, 8-bit mode, REFCLK = 2x character rate REFCLK Clock Frequency— ...
Page 30
... CY7C924ADX HOTLink Transmitter Switching Waveforms Asynchronous (FIFO) Interface Cascade Timing Write Cycle TXCLK , TXDATA[11:0] TXSC/D* TXEN TXFULL TXHALF* TXEMPTY TXPERR Asynchronous (FIFO) Interface UTOPIA Timing Write Cycle TXCLK TXDATA[11:0], TXSC/D* TXEN* TXFULL* TXHALF* TXEMPTY* TXPERR Notes: 24. When transferring data to the Transmit FIFO from a depth expanded external FIFO, the data is captured from the external FIFO one clock cycle following the actual enable ...
Page 31
... CY7C924ADX HOTLink Transmitter Switching Waveforms Asynchronous (FIFO) Interface Output Enable Timing TXCLK TXDATA[11:0], TXSC/D* TXEN* AM* TXRST* TXFULL* TXHALF* TXEMPTY* TXPERR Synchronous Interface Cascade Timing Write Cycle REFCLK , TXDATA[11:0] TXSC/D* TXEN TXFULL TXHALF* TXEMPTY TXPERR Note: 26. Transmit FIFO Writes are permitted while the status flag outputs are High-Z, however operation in this mode is not encouraged since this may mask a FIFO full condition, causing data to be lost ...
Page 32
... CY7C924ADX HOTLink Transmitter Switching Waveforms Synchronous Interface UTOPIA Timing Write Cycle REFCLK TXDATA[11:0], TXSC/D* TXEN* TXFULL* TXHALF* TXEMPTY* TXPERR Synchronous Interface Output Enable Timing REFCLK TXDATA[11:0], TXSC/D* TXEN* AM* TXFULL* TXHALF* TXEMPTY* TXPERR Document #: 38-02008 Rev REFCLK t t REFH REFL t REFDS Note 25 ...
Page 33
... CY7C924ADX HOTLink Receiver Switching Waveforms Cascade Timing Read Cycle RXCLK t RXENS RXEN READ Note 27 RXEMPTY RXDATA[11:0] RXSC/D* RXINT, LFI* RXFULL RXHALF* AM* UTOPIA Timing Read Cycle RXCLK t RXOENS t RXIENS READ RXEN* RXEMPTY* RXDATA[11:0] RXSC/D* RXINT, LFI* RXFULL* RXHALF* AM* Notes: 27. When transferring data from the Receive FIFO to a depth expanded external FIFO, the data is sent to the external FIFO on the same clock cycle an RXEMPTY indicates the data is available ...
Page 34
... CY7C924ADX HOTLink Receiver Switching Waveforms Output Enable Timing RXCLK RXEN* AM* RXFULL* RXHALF* RXEMPTY* RXDATA[11:0] RXINT RXSC/D* REFCLK Static Alignment t /2 – INA INB SAMPLE WINDOW Note: 30. Receive FIFO Reads are inhibited while the outputs are High-Z or RXBISTEN* is active. Document #: 38-02008 Rev. *A ...
Page 35
... A more complete description is found in the section CY7C924ADX HOTLink Transmit-Path Operating Mode De- scription. In the receive section of the CY7C924ADX, serial data is sam- pled by the receiver on one of the INx differential line receiver inputs. The receiver clock and data recovery PLL locks onto the selected serial bit stream and generates an internal bit-rate sample clock ...
Page 36
... C9.0 (K27.7) character is inserted into the data stream prior to the data characters read from the Transmit FIFO. Serial Addressing The CY7C924ADX receiver has the ability to accept or reject data based on an internal address-controlled switch. This switch is turned on when a serial address (matching the receiv- er address settings) is received ...
Page 37
... Asynchronous Decoded Asynchronous Decoded modes are the most powerful operat- ing modes of the CY7C924ADX HOTLink Receiver. Both the Receive FIFO and the Decoder are enabled. This allows re- ception of normal data streams, while offering the added ben- efits of embedded cell markers, an expanded command set, ...
Page 38
... RXDATA bus is an Ex- panded Command. Serial Addressing The CY7C924ADX receive path can be directed to accept all characters only accept that data specifically addressed to it. This address control is managed through an embedded Address Compare Register in the receiver logic. This register ...
Page 39
... Test” application note. BIST Enable Inputs There are separate BIST enable inputs for the transmit and receive paths of the CY7C924ADX. These inputs are both ac- tive LOW; i.e., BIST is enabled in its respective section of the device when the BIST enable input is determined ...
Page 40
... Document #: 38-02008 Rev. *A NOTE: if the CY7C924ADX is set to match all data (all 1s in the multicast match field), then it is not necessary to get an address match before receiving data following the ter- mination of BIST ...
Page 41
... FIFO status flags remain in a high-Z state and the loop event is lost. This is also true of the RXRVS output, such that if the CY7C924ADX re- ceive path is not selected to enable the RXDATA bus three- state drivers, the detection of a BIST miscompare is lost. ...
Page 42
... Synchronous With UTOPIA Timing and Control (Transmit FIFO Bypassed) When the Transmit FIFO is bypassed (FIFOBYP* is LOW and not in byte-packed mode), the CY7C924ADX must still be se- lected to write data into the Transmit Input Register. When AM* is sampled LOW and TXRST* is sampled HIGH by the rising edge of REFCLK, a Tx_Match condition is generat- ed ...
Page 43
... Timing) TXDATA (Cascade Timing) TXFULL* Figure 10. Transmit Selection with Transmit FIFO Bypassed. Notes: 31. Signals labeled in italics are internal to the CY7C924ADX. 32. Signals shown as dotted lines represent the differences in timing and active state of signals when operated in Cascade Timing. Document #: 38-02008 Rev. *A Note ...
Page 44
... Synchronous With UTOPIA Timing and Control (Receive FIFO Bypassed) When the Receive FIFO is bypassed (FIFOBYP* is LOW and not in a byte-packed mode), the CY7C924ADX must still be selected to enable the output drivers for the RXDATA bus. With the Receive FIFO bypassed, RXCLK becomes a synchronous output clock operating at the character rate ...
Page 45
... TXCLK clock cycle selection of the transmit interface is attempted during this immediately fol- lowing cycle (by asserting TXEN*), the selection is ignored, and the device remains unselected until TXEN* is deasserted, and reasserted in a following TXCLK cycle. CY7C924ADX Valid Page ...
Page 46
... This FIFO reset operation is not al- lowed to progress within the device until the associated RXRST* is sampled deasserted (HIGH). Following deasser- tion of RXRST* (which starts the FIFO reset operation), selec- tion of the device for normal data transfers is inhibited during CY7C924ADX Full Page ...
Page 47
... Tx_FIFO_Reset TXFULL* Figure 15. Transmit FIFO Reset Sequence with Constant AM*. TXCLK TXRST* TXEN* AM* [31] Tx_RstMatch [31] Tx_Match [31] Tx_FIFO_Reset TXFULL* Figure 16. Invalid Transmit FIFO Reset Sequence with TXEN* Asserted. Document #: 38-02008 Rev. *A Note 32 Note 32 Not Full Note 32 Note 32 Not Full CY7C924ADX Full Page ...
Page 48
... Characters (Special Characters) are used for func- tions other than data transmission. The primary rationale for use of a Transmission Code is to improve the transmission characteristics of a serial link. The encoding defined by the Transmission Code ensures that suf- CY7C924ADX Empty Page ...
Page 49
... and A in that order, and the y is the decimal value of the binary number composed of the bits H, G, and F in that order. When c is set and y are derived by comparing the encoded bit patterns of the Special Character to CY7C924ADX Read Register FC-2 45 Bits: 7654 3210 0100 0101 D5 ...
Page 50
... Data byte or Special Character code is determined (decoded). If the received Transmission Character is not found in that column, then the Transmission Character is invalid. This is called a code violation. Indepen- dent of the Transmission Character’s validity, the received Transmission Character is used to calculate a new value of CY7C924ADX Page ...
Page 51
... Transmission Char- acter in which the error occurred. Table 9 shows an example of this behavior. Hex Value Character RD Character D21.1 – D10.2 101010 1001 – 010101 0101 101010 1011 + 010101 0101 D21.0 + D10.2 CY7C924ADX RD Character RD – D23.5 + – 111010 1010 + + 111010 1010 + + Code Violation + Page ...
Page 52
... D28.1 001 11100 010001 1011 D29.1 001 11101 100001 1011 D30.1 001 11110 010100 1011 D31.1 001 11111 CY7C924ADX Current RD Current RD+ abcdei fghj abcdei fghj 100111 1001 011000 1001 011101 1001 100010 1001 101101 1001 010010 1001 110001 1001 ...
Page 53
... D28.3 011 11100 010001 0101 D29.3 011 11101 100001 0101 D30.3 011 11110 010100 0101 D31.3 011 11111 CY7C924ADX Current RD Current RD+ abcdei fghj abcdei fghj 100111 0011 011000 1100 011101 0011 100010 1100 101101 0011 010010 1100 110001 1100 ...
Page 54
... D28.5 101 11100 010001 1101 D29.5 101 11101 100001 1101 D30.5 101 11110 010100 1101 D31.5 101 11111 CY7C924ADX Current RD Current RD+ abcdei fghj abcdei fghj 100111 1010 011000 1010 011101 1010 100010 1010 101101 1010 010010 1010 110001 1010 ...
Page 55
... D28.7 111 11100 010001 0110 D29.7 111 11101 100001 0110 D30.7 111 11110 010100 0110 D31.7 111 11111 CY7C924ADX Current RD Current RD+ abcdei fghj abcdei fghj 100111 0001 011000 1110 011101 0001 100010 1110 101101 0001 010010 1110 110001 1110 ...
Page 56
... K28.5,Dn.xxx0 Code Rule Violation and SVS Tx Pattern 111 00000 100111 111 00001 001111 111 00010 110000 Running Disparity Violation Pattern 111 00100 110111 CY7C924ADX [33, 34] Current RD+ fghj abcdei fghj 0100 110000 1011 1001 110000 0110 0101 110000 1010 0011 110000 ...
Page 57
... Via to V plane DD Via to V plane SS This is a typical printed circuit board layout showing example placement of power supply bypass components and other components mounted on the same side as the CY7C924ADX. Document #: 38-02008 Rev. *A OUTA OUTB INA INB Power Supply Bypass 0.01 F MLC X7R ...
Page 58
... The inclusion of Cypress Semiconductor products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress Semiconductor against all charges. Package Type 100-Lead Thin Quad Flat Pack 100-Lead Thin Quad Flat Pack CY7C924ADX Operating Range Commercial Industrial 51-85048-B ...
Page 59
... Document Title: CY7C924ADX 200-MBaud HOTLink® Transceiver Document Number: 38-02008 Issue REV. ECN NO. Date ** 105846 03/26/01 *A 107878 07/09/01 Document #: 38-02008 Rev. *A Orig. of Change Description of Change SZV Change from Spec number: 38-00770 to 38-02008 KET Changed part number: CY7C924DX to CY7C924ADX CY7C924ADX Page ...