BT8370KPF

Manufacturer Part NumberBT8370KPF
DescriptionFully integrated T1/E1 framer and line interface
ManufacturerConexant Systems, Inc.
BT8370KPF datasheet
 


Specifications of BT8370KPF

CaseQFP  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
Page 131
132
Page 132
133
Page 133
134
Page 134
135
Page 135
136
Page 136
137
Page 137
138
Page 138
139
Page 139
140
Page 140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
Page 140/323:

Pattern Interrupt Status

Download datasheet (3Mb)Embed
PrevNext
3.0 Registers
3.4 Interrupt Status Registers
00B— Pattern Interrupt Status (ISR0)
All events in ISR0 are caused by rising edge sources. Each event is latched active-high and held until the
processor read clears ISR0. Each event triggers an interrupt if the corresponding IER0 bit is enabled [addr 013].
7
6
5
BSLIP
Online Framer Bit Slip—Active-high. Indicates that receive online framer adjusted receive
BSLIP
frame sync by 1 bit. When BSLIP occurs, the apparent FAS error is not reported elsewhere
(not to FERR count, RLOF circuit, or SEF circuit). Applicable only to receive framer modes
with BSLIP enabled (see
Receive PRBS Test Pattern Sync—Forced to inactive (low) status when the processor requests
PSYNC
RESEED [addr 041] of the PRBS sync detector, and remains low while detector searches for
test pattern sync. PRBS bit errors [BERR; addr 058, 059] are not counted while PSYNC is
low. PSYNC remains low for a minimum of 128 bits following RESEED, and for as long as
the received bit error ratio (BER) exceeds 1E-2. PSYNC is latched active (high) and the PRBS
sync detector stops searching when no bit errors are found for a period of 96 bits. The sync
detector remains disabled until the processor requests another RESEED. Therefore, any range
of BER can be measured after initial pattern sync. The processor must determine criteria for
loss of pattern sync based on its accumulation of bit errors over the desired time interval.
Transmit CRC Error—Reports occurrences of CRC-6 or CRC-4 errors detected on TPCMI
TCERR
data according to the selected T1/E1 mode.
Transmit CAS Error—Reports occurrences of MAS pattern errors detected on TPCMI data if
TSERR
CAS transmit framer mode is selected.
Transmit Multiframe Error—Reports occurrences of Fs or MFAS errors detected on TPCMI
TMERR
data according to the selected transmit framer mode.
Transmit Frame Error—Reports occurrences of Ft, FPS, or FAS errors detected on TPCMI
TFERR
data according to the selected transmit framer mode.
3-22
Fully Integrated T1/E1 Framer and Line Interface
4
3
PSYNC
TCERR
Table 3-2, Receive Framer
Modes).
0 = no error
1 = frame bit slip
0 = no sync
1 = PRBS test pattern sync
0 = no error
1 = CRC error
0 = no error
1 = CAS error
0 = no error
1 = transmit multiframe error
Conexant
Bt8370/8375/8376
2
1
0
TSERR
TMERR
TFERR
N8370DSE