BT8370KPF

Manufacturer Part NumberBT8370KPF
DescriptionFully integrated T1/E1 framer and line interface
ManufacturerConexant Systems, Inc.
BT8370KPF datasheet
 


Specifications of BT8370KPF

CaseQFP  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
Page 181
182
Page 182
183
Page 183
184
Page 184
185
Page 185
186
Page 186
187
Page 187
188
Page 188
189
Page 189
190
Page 190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
Page 182/323

Download datasheet (3Mb)Embed
PrevNext
3.11 Transmit LIU Registers
3.11 Transmit LIU Registers
Unused bits indicated by a dash (
) are reserved and should be written to 0. Writing to reserved bits has no
effect.
060–067— Transmit Pulse Shape Configuration (SHAPE)
7
6
5
SHAPE[5]
Initialized to default values when the processor writes to addr 068. Refer to pulse shape
SHAPE[5:0]
description in Transmit LIU section
068— Transmit LIU Configuration (TLIU_CR)
After writing to TLIU_CR, the processor should wait for eight MCLK-cycles before reading back TLIU_CR.
This is because any write into TLIU_CR triggers an internal transfer of ROM data to update the SHAPE
registers. While this internal transfer is in progress, any read or write of TLIU_CR may be blocked internally or
it will return an incorrect read value.
7
6
5
TURNS
TERM
LBO[1]
Transmit Transformer Turns Ratio—Transmit DAC automatically scales the XTIP/XRING
TURNS
outputs for the selected transformer turns ratio. The transmit DAC is current-limited and
cannot source sufficient current to drive full-height output pulses when an external transmit
termination resistor and 1:1.15 transformer is selected.
Transmit Termination Resistor—Transmit DAC automatically scales the XTIP/XRING output
TERM
amplitude to compensate for the presence of an optional external termination resistor. The
external resistor (51.1 ) is placed in parallel across XTIP/XRING on systems that must meet
–18 dB transmitter return loss requirements. Better return loss is also possible by more closely
matching transmitter and cable impedances, at the expense of higher power dissipation and
lower output signal amplitude. (Refer to
Placement
for resistor placement. Refer to
values.)
3-64
Fully Integrated T1/E1 Framer and Line Interface
4
3
SHAPE[4]
SHAPE[3]
(Figure 2-39, Digitized AMI Pulse
4
3
LBO[0]
PULSE[2]
0 = 1:1.36 transformer
1 = 1:1.15 transformer (reduced amplitude if TERM also enabled)
Figure 2-45, External Termination Resistor
Table 3-14, Return Loss Values
0 = internal transmit impedance (14.0 k )
1 = external transmit termination
Conexant
Bt8370/8375/8376
2
1
0
SHAPE[2]
SHAPE[1]
SHAPE[0]
Shape).
2
1
0
PULSE[1]
PULSE[0]
AISCLK
for return loss
N8370DSE