BT8370KPF

Manufacturer Part NumberBT8370KPF
DescriptionFully integrated T1/E1 framer and line interface
ManufacturerConexant Systems, Inc.
BT8370KPF datasheet
 


Specifications of BT8370KPF

CaseQFP  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
Page 21
22
Page 22
23
Page 23
24
Page 24
25
Page 25
26
Page 26
27
Page 27
28
Page 28
29
Page 29
30
Page 30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
Page 23/323

Download datasheet (3Mb)Embed
PrevNext
Bt8370/8375/8376
Fully Integrated T1/E1 Framer and Line Interface
Table 1-1. Hardware Signal Definitions (4 of 8)
Pin Label
Signal Name
RCKI
RX Clock Input
RPOSI
RX Positive Rail Input
RNEGI
RX Negative Rail
Input
RCKO
RX Clock Output
RPOSO
RX Positive Rail
Output
RNEGO
RX Negative Rail
Output
RDLO
RX Data Link Output
RDLCKO
RX Data Link Clock
Output
N8370DSE
I/O
Definition
Digital Receiver (RCVR)
I
Line rate clock samples RPOSI and RNEGI when RLIU configured to
accept dual-rail digital data (see [RDIGI; addr 020]); otherwise, RCKI is
ignored.
I
Line rate data input on falling edge of RCKI. RPOSI and RNEGI levels are
interpreted as received AMI pulses, encoded as follows:
RPOSI
RNEGI
0
0
0
1
1
0
1
1
The NRZ data can be input at RPOSI or RNEGI if the
NOTE:
other input is connected to ground.
I
Line rate data input on falling edge of RCKI. See RPOSI signal definition.
O
RPLL recovered line rate clock (RXCLK) or jitter attenuated clock (JCLK)
output, based on programmed clock selection (see [JAT_CR; addr 002]).
O
Line rate data output on rising edge of RCKO. Active-high indicates receipt
of a positive AMI pulse on RTIP/RING inputs.
O
Line rate data output on rising edge of RCKO. Active-high indicates receipt
of a negative AMI pulse on RTIP/RING inputs.
O
Line rate NRZ data output from receiver on falling edge of RCKO, all data
from RLIU is represented at the RDLO pin. However, selective RDLO bit
positions are also marked by RDLCKO for external data link applications.
O
Gapped version of RCKO for external data link applications. RDLCKO high
clock pulse coincides with low RCKO pulse interval during selected time
slot bits, else RDLCKO low (see
Figure 2-12, Receive External Data Link
Waveforms
, External Data Link).
Conexant
1.0 Pin Descriptions
1.1 Pin Assignments
RX Pulse Polarity
No pulse
Negative AMI pulse
Positive AMI pulse
Invalid
1-7