BT8370KPF

Manufacturer Part NumberBT8370KPF
DescriptionFully integrated T1/E1 framer and line interface
ManufacturerConexant Systems, Inc.
BT8370KPF datasheet
 


Specifications of BT8370KPF

CaseQFP  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
Page 21
22
Page 22
23
Page 23
24
Page 24
25
Page 25
26
Page 26
27
Page 27
28
Page 28
29
Page 29
30
Page 30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
Page 24/323

Download datasheet (3Mb)Embed
PrevNext
1.0 Pin Descriptions
1.1 Pin Assignments
Table 1-1. Hardware Signal Definitions (5 of 8)
Pin Label
Signal Name
TSBCKI
TSB Clock Input
TPCMI
TSB Data Input
TSIGI
TSB Signaling Input
TINDO
TSB Time Slot
Indicator
TFSYNC
TSB Frame Sync
TMSYNC
TSB Multiframe Sync
1-8
Fully Integrated T1/E1 Framer and Line Interface
I/O
Definition
Transmit System Bus (TSB)
I
Bit clock and I/O signal timing for TSB according to system bus mode (see
[SBI_CR; addr 0D0]). System chooses from 1 of four different clocks to
act as TSB clock source (see [CMUX; addr 01A]). Rising or falling edge
clocks are independently configurable for data signals TPCMI, TSIGI,
TINDO and sync signals TFSYNC and TMSYNC (see [TPCM_NEG and
TSYN_NEG; addr 0D4]). When configured to operate at twice the data rate,
TSB clock is internally divided by two before clocking TSB data signals.
I
Serial data formatted into TSB frames consisting of DS0 channel time
slots and optional F-bits. One group of 24 T1 time slots or 32 E1 time slots
is selected from up to four available groups; data from the group is
sampled by TSBCKI, then sent towards transmitter output. Time slots are
routed through transmit slip buffer (see [TSLIPn; addr 140–17F])
according to TSLIP mode (see [TSBI; addr 0D4]). F-bits are taken from the
start of each TSB frame or from within an embedded time slot (see
[EMBED; addr 0D0]) and optionally inserted into the transmitter output
(see [TFRM; addr 072] register).
I
Serial data formatted into TSB frames containing ABCD signaling bits for
each system bus time slot. Four bits of TSIGI time slot carry signaling
state for each accompanying TPCMI time slot. Signaling state of every
time slot is sampled during first frame of the TSB multiframe, and then
transferred into transmit signaling buffer [TSIGn; addr 120–13F].
O
Active-high output pulse marks selective transmit system bus time slots
as programmed by SBCn [addr 0E0–0FF]. TINDO occurs on TSBCKI rising
or falling edges as selected by TPCM_NEG (see [TSBI; addr 0D4]).
PIO
Input or output TSB frame sync (see [TFSYNC_IO; addr 018]). TFSYNC
output is active-high for 1 TSB clock cycle at programmed offset bit
location (see [TSYNC_BIT; addr 0D5]), marking offset bit position within
each TSB frame and repeating once every 125 s. When transmit framer is
also enabled, TSB timebase and TFSYNC output frame alignment are
established by transmit framer's examination of TPCMI serial data input.
When TFSYNC is programmed as an input, the low-to-high signal
transition is detected and aligns TSB timebase to programmed offset bit
value. TSB timebase flywheels at 125 s frame interval after the last
TFSYNC is applied.
PIO
Input or output TSB multiframe sync (see [TMSYNC_IO; addr 018]).
TMSYNC output is active-high for 1 TSB clock cycle at programmed offset
bit location (see [TSYNC_BIT; addr 0D5]), marking offset bit position
within each TSB multiframe and repeating once every 6 ms coincident
with TFSYNC. When transmit framer is also enabled, TSB timebase and
TMSYNC output multiframe alignment are established by transmit
framer's examination of TPCMI serial data input. When TMSYNC is
programmed as an input, the low-to-high signal transition is detected and
aligns TSB timebase to the programmed offset bit value and first frame of
the multiframe. TSB timebase flywheels at 6 ms multiframe interval after
the last TMSYNC is applied. If system bus applies TMSYNC input, TFSYNC
input is not needed.
Conexant
Bt8370/8375/8376
N8370DSE