BT8370KPF

Manufacturer Part NumberBT8370KPF
DescriptionFully integrated T1/E1 framer and line interface
ManufacturerConexant Systems, Inc.
BT8370KPF datasheet
 

Specifications of BT8370KPF

CaseQFP  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
Page 231
232
Page 232
233
Page 233
234
Page 234
235
Page 235
236
Page 236
237
Page 237
238
Page 238
239
Page 239
240
Page 240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
Page 240/323

Download datasheet (3Mb)Embed
PrevNext
3.17 System Bus Registers
Signaling State During Current Multiframe
New Input
Buffered Input
Signaling Bit
Signaling Bit
from Previous
Multiframe
(RSIGn[3:0])
0
0
1
0
1
1
0
1
1
1
0
1
0
0
1
0
Non-Debounced signaling always transfers buffered ABCD input to buffered ABCD output coincident with the
NOTE(S):
D-bit update.
Manual Signaling Update and SIGFRZ Output—Allows the processor to manually control
FRZ_OFF/FRZ_ON
updates of the receive signaling buffer [RSIGn; addr 1A0–1BF], the signaling stack [addr
0DA], and the SIGFRZ output pin. FRZ_ON and FRZ_OFF control the SIGFRZ pin’s output
state, but do not affect normal operations of the SIGFRZ interrupt [ISR7; addr 004]. The
receive ABCD input signaling is placed into the STACK and RSIG buffers according to the
modes shown below. Stack updates are individually enabled on a per-channel basis according
to SIG_STK [addr 180–19F].
FRZ_ON
FRZ_OFF
0
0
0
0
0
0
X
1
X
1
1
0
Enable Transparent Robbed-Bit Signaling—RMSYNC is forced to align with respect to RX
THRU
timebase and follow each change of receiver's multiframe alignment, plus any frame offset
caused by RSLIP buffer delay. In this manner, RMSYNC is able to retain its signaling
multiframe alignment with respect to RPCMO output data frames. THRU mode is required
when RSLIP is configured in Bypass mode. It is also useful for ADPCM transcoder systems
that utilize robbed-bit signaling during frames other than normal (modulo 6) signaling frames,
and therefore cannot utilize RPCMO signaling reinsertion in ADPCM coded channels. During
THRU mode, RMSYNC must be programmed as an output [PIO; addr 018]. RMSYNC can
follow a change of RX multiframe alignment without generating an alarm indication (e.g.,
receiver change of SF alignment without accompanying loss of basic frame alignment).
3-122
Fully Integrated T1/E1 Framer and Line Interface
Signaling State Updated at the End of Current Multiframe
Buffered Output
Buffered Input
Signaling Bit
Signaling Bit is
(RSIGn[7:4])
Updated from Input
Signaling
Bit (RSIGn[3:0])
0
0
0
1
0
1
0
0
1
1
1
0
1
0
1
1
SIGFRZ
SIG_STK
Interrupt
Pin
0
0
0
X
1
1
1
0
0
0
X
0
1
X
0
X
X
1
0 = no effect
1 = transparent robbed-bit signaling
Conexant
Bt8370/8375/8376
Buffered Output
Notes
Signaling Bit
(RSIGn[7:4])
0
0
1
Change Output
0
Debounce
1
1
0
Change Output
1
Debounce
STACK
RSIGn
No update
All ABCD
No update
No update
ABCD Changes
All ABCD
No Update
All ABCD
ABCD Changes
All ABCD
No update
No Update
N8370DSE