BT8370KPF

Manufacturer Part NumberBT8370KPF
DescriptionFully integrated T1/E1 framer and line interface
ManufacturerConexant Systems, Inc.
BT8370KPF datasheet
 


Specifications of BT8370KPF

CaseQFP  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
Page 251
252
Page 252
253
Page 253
254
Page 254
255
Page 255
256
Page 256
257
Page 257
258
Page 258
259
Page 259
260
Page 260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
Page 252/323:

Output Signaling A Bit

Download datasheet (3Mb)Embed
PrevNext
3.17 System Bus Registers
Enable Local Signaling Output—Determines whether the RSIGO output signaling and
RLOCAL
RPCMO inserted signaling [INSERT; addr 0E0-0FF] are supplied from the RSIGn output
buffer or processor-supplied local signaling from RSIGA–RSIGD.
Local Receive Signaling—When RLOCAL is active, these four bits are inserted into RSIGO
RSIGA–RSIGD
instead of the buffered signaling from RSIGn. If both RLOCAL and INSERT are active, they
are also inserted into RPCMO during system bus signaling frames.
1A0–1BF— Receive Signaling Buffer (RSIGn; n = 0 to 31)
The Receive Signaling Buffer (RSIGn) contains all ABCD signaling inputs from all channels, regardless of
whether signaling is active [SIG_STK; addr 180–19F]. RSIGn is not updated during signaling freeze
conditions, or when the receive framer is configured in a non-signaling mode. Normal signaling buffer
operation transfers ABCD input to ABCD output, coincident with the D-bit update (in T1 mode), or coincident
with the receipt of the respective channel's ABCD signaling during TS16 (in E1 mode). When DEBOUNCE is
active, output signaling for active channels is updated coincident with the sampling of each input signaling bit.
This may cause the buffered output value to transition in the middle of the received multiframe.
7
6
5
RSIGn[7]
RSIGn[6]
RSIGn[5]

Output Signaling A Bit

RSIGn[7]
Output Signaling B Bit
RSIGn[6]
Output Signaling C Bit
RSIGn[5]
Output Signaling D Bit
RSIGn[4]
Input Signaling A Bit
RSIGn[3]
Input Signaling B Bit
RSIGn[2]
Input Signaling C Bit
RSIGn[1]
Input Signaling D Bit
RSIGn[0]
3-134
Fully Integrated T1/E1 Framer and Line Interface
0 = RSIGn buffer signaling
1 = RSIGA-RSIGD local signaling
0 = output signaling bit equals 0
1 = output signaling bit equals 1
4
3
RSIGn[4]
RSIGn[3]
RSIG0 (E1) RSIG16 (E1 Mode)
MAS.1
X.1
MAS.2
MYEL
MAS.3
X.3
MAS.4
X.4
Conexant
Bt8370/8375/8376
2
1
0
RSIGn[2]
RSIGn[1]
RSIGn[0]
N8370DSE