BT8370KPF

Manufacturer Part NumberBT8370KPF
DescriptionFully integrated T1/E1 framer and line interface
ManufacturerConexant Systems, Inc.
BT8370KPF datasheet
 


Specifications of BT8370KPF

CaseQFP  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
Page 41
42
Page 42
43
Page 43
44
Page 44
45
Page 45
46
Page 46
47
Page 47
48
Page 48
49
Page 49
50
Page 50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
Page 45/323:

Error Monitor

Download datasheet (3Mb)Embed
PrevNext
Bt8370/8375/8376
Fully Integrated T1/E1 Framer and Line Interface
2.4.4 Error Monitor
The following signal errors are detected in the RCVR: Frame Bit Error (FERR),
MFAS Error (MERR), CAS Error (SERR), CRC Error (CERR), and Pulse
Density Violations (PDVs). Each error type has an interrupt enable bit that allows
an interrupt to occur marking the event, and has an interrupt register bit read by
the interrupt service routine. All error status registers are reset on read unless the
LATCH_ERR bit is set in the Alarm/Error/Counter Latch Configuration register
[LATCH; addr 046]. LATCH_ERR enables the 1-second latching of alarms
coincident with the 1-second timer interrupt [ISR6; addr 005]. With
LATCH_ERR enabled, any error detected during the 1-second interval is latched
and held during the following 1-second interval. LATCH_ERR allows the
processor to gather error statistics based on the 1-second interval.
FERR is reported for the receive direction in the Error Interrupt Status register
[ISR5; addr 006] and for the transmit direction in Pattern Interrupt Status [ISR0;
addr 00B]. FERR indicates that 1 or more Ft/Fs/FPS frame bit errors or FAS
pattern errors occurred since the last time the interrupt status was read. The FERR
type is determined by the receive framer’s configuration [CR0; address 001].
While CRC4 framing is enabled, MERR is reported for the receive direction
in the Error Interrupt Status register [ISR5; addr 006] and for the transmit
direction in Pattern Interrupt Status [ISR0; addr 00B]. MERR is only applicable
in E1 mode and indicates that 1 or more MFAS pattern errors occurred since the
last time the interrupt status was read.
While CAS framing is enabled, SERR is reported for the receive direction in
the Error Interrupt Status register [ISR5; addr 006] and for the transmit direction
in Pattern Interrupt Status [ISR0; addr 00B]. SERR is applicable only in E1 mode.
In this mode, SERR indicates that 1 or more errors were received in the TS16
Multiframe Alignment Signal (MAS) since the last time the interrupt status was
read.
CERR is reported for the receive direction in the Error Interrupt Status register
[ISR5; addr 006] and for the transmit direction in Pattern Interrupt Status [ISR0;
addr 00B]. CERR is only applicable in T1 ESF and E1 MFAS modes. In these
modes, CERR indicates that 1 or more bit errors were found in the CRC4/CRC6
pattern block since the last time the interrupt status was read.
PDV is reported when the receive signal does not meet the pulse density
requirements of ANSI T1.403-1995 (Section 5.6). A PDV is declared whenever
more than 15 consecutive zeros or the average ones density falls below 12.5%.
RPDV is reported for the receive direction in the Alarm 1 Interrupt Status register
[ISR7; addr 004].
N8370DSE
Conexant
2.0 Circuit Description
2.4 Receiver
2-17