BT8370KPF

Manufacturer Part NumberBT8370KPF
DescriptionFully integrated T1/E1 framer and line interface
ManufacturerConexant Systems, Inc.
BT8370KPF datasheet
 


Specifications of BT8370KPF

CaseQFP  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
Page 51
52
Page 52
53
Page 53
54
Page 54
55
Page 55
56
Page 56
57
Page 57
58
Page 58
59
Page 59
60
Page 60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
Page 56/323:

Link Controller software

Download datasheet (3Mb)Embed
PrevNext
2.0 Circuit Description
2.4 Receiver
The time slot and bit selection are performed through the DL1 Time Slot
Enable register [DL1_TS; addr 0A4] and the DL1 Bit Enable register [DL1_BIT;
addr 0A5]. The DL1 Time Slot Enable register selects the frames and time slot to
extract the data link. The frame select tells the receiver to extract the time slot in
all frames, odd frames, even frames. The time slot enable is a value between 0 and
31 that selects which time slot to extract. The DL1 Bit Enable register selects
which bits are extracted in the selected time slot. Refer to
common frame, time slot, time slot bits, and modes used.
The Receive Data Link FIFO #1 [RDL1; addr 0A8] is 64 bytes long. The
Receive FIFO is formatted differently than the transmit FIFO. The Receive FIFO
contains not only received messages, but also a status byte preceding each
message that specifies the size of the received message and the status of that
message. The message status reports if the message was aborted, received with a
correct/incorrect FCS, or continued. A continued message means the byte count
represents a partial message. Once all message bytes are read, the FIFO contains
another status byte. Message bytes can be differentiated from status bytes in the
FIFO by reading the RSTAT1 bit in the RDL #1 Status register [RDL1_STAT;
addr 0A9]. RSTAT1 reports whether the next byte read from the FIFO is a status
byte or some number of message bytes.
The receive data link controller has a versatile microprocessor interface that
can be tuned to the system’s CPU bandwidth. For systems with 1 CPU dedicated
to 1 Bt8370, the data link status can be polled. For systems where a single CPU
controls multiple Bt8370s, the data link can be interrupt-driven. See
and
2-14
Link Controller software.
2-28
Fully Integrated T1/E1 Framer and Line Interface
for a high-level description of polling and interrupt driven Receive Data
Conexant
Bt8370/8375/8376
Table 2-4
for the
Figures 2-13
N8370DSE