BT8370KPF

Manufacturer Part NumberBT8370KPF
DescriptionFully integrated T1/E1 framer and line interface
ManufacturerConexant Systems, Inc.
BT8370KPF datasheet
 


Specifications of BT8370KPF

CaseQFP  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
Page 61
62
Page 62
63
Page 63
64
Page 64
65
Page 65
66
Page 66
67
Page 67
68
Page 68
69
Page 69
70
Page 70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
Page 64/323:

Slip Buffer

Download datasheet (3Mb)Embed
PrevNext
2.0 Circuit Description
2.5 Receive System Bus
2.5.2 Slip Buffer
The 64-byte Receive PCM Slip Buffer [RSLIP; addr 1C0 to 1FF] resynchronizes
the Receiver Clock (RXCLK) and data (RNRZ) to the Receive System Bus Clock
(RSBCK) and data (RPCMO). RSLIP acts like an elastic store by clocking RNRZ
data in with RXCLK and clocking PCM data out on RPCMO with RSBCK.
If the system bus rate is greater than the line rate (i.e., T1 line rate and E1
system bus rate), there is a mismatched number of time slots. The mapping of line
rate time slots to system bus time slots is done by time slot assignments with the
ASSIGN bit in the System Bus Per-Channel Control register [SBC0 to SBC31;
addr 0E0 to 0FF]. ASSIGN selects which system bus time slots are used to
transport line rate time slots. Time slot mapping is done by mapping the first line
rate time slot to the first assigned system bus time slot. For example, T1 to E1
mapping might make every fourth time slot unassigned (i.e., 3, 7, 11, 15, 19, 23,
27, 31); see
the idle time slots and optimizes the slip buffer use.
NOTE:
Figure 2-19. T1 Line to E1 System Bus Time Slot Mapping
RNRZ
RPCMO
NOTE(S):
1. u = unassigned time slots
2. F
RSLIP has four modes of operation: Two-Frame Normal, 64-bit Elastic,
Two-Frame Short, and Bypass. RSLIP mode is set in the Receive System Bus
Configuration register [RSB_CR; addr 0D1]. RSLIP is organized as a 2-frame
buffer. This allows MPU access to frame data, regardless of the RSLIP mode
selected. Each byte offset into the frame buffer is a different time slot: offset 0 in
RSLIP is always time slot 0 (TS0), offset 1 is always TS1, and so on. The slip
buffer has processor read/write access.
2-36
Fully Integrated T1/E1 Framer and Line Interface
Figure
2-19. This distribution of unassigned time slots averages out
All line rate time slots must be assigned to a system bus time slot.
Frame A
F
1
2
3
4
5
6
22
A
u
u
7
0
1
2
3
4
5
6
= T1 frame bit for frame A
A
Conexant
Bt8370/8375/8376
Frame B
23
24 F
1
2
3
4
B
u
u
27
28
29
30 31 0
1
2
N8370DSE