BT8370KPF

Manufacturer Part NumberBT8370KPF
DescriptionFully integrated T1/E1 framer and line interface
ManufacturerConexant Systems, Inc.
BT8370KPF datasheet
 


Specifications of BT8370KPF

CaseQFP  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
Page 61
62
Page 62
63
Page 63
64
Page 64
65
Page 65
66
Page 66
67
Page 67
68
Page 68
69
Page 69
70
Page 70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
Page 66/323:

Signaling Stack

Download datasheet (3Mb)Embed
PrevNext
2.0 Circuit Description
2.5 Receive System Bus
2.5.4 Signaling Stack
The Receive Signaling Stack (RSTACK) allows the processor to quickly extract
signaling changes without polling every channel. RSTACK is activated on a
per-channel basis by setting the Received Signaling Stack (SIG_STK) control bit
in the Receive Per-Channel Control register [RPC0 to RPC31; addr 180 to 19F].
The signaling stack stores the channel and the A, B, C, and D signaling bits that
changed in the last multiframe. The stack has the capacity to store signaling
changes for all 24 (T1) or 30 (E1) PCM channels.
At the end of any multiframe where 1 or more ABCD signaling values have
changed, an interrupt occurs with RSIG set in the Timer Interrupt Status register
[ISR3; addr 008]. The processor then reads the Receive Signaling Stack [STACK;
addr 0DA] twice to retrieve the channel number (WORD = 0) and the new ABCD
value (WORD = 1), and continues to read from STACK until the MORE bit in
STACK is cleared, indicating the RSIG stack is empty.
Optionally, the processor can select RSIG interrupt (SET_RSIG; addr 0D7) to
occur at each multiframe boundary in T1 modes, regardless of signaling change.
This mode provides an interrupt aligned to the multiframe to read the RSIG buffer
rather than RSTACK.
2.5.5 Embedded Framing
Embedded Framing mode bit (EMBED; addr 0D0) instructs the RSB to embed
framing bits on RPCMO while in T1 mode.
The G.802 Embedded mode supports ITU-T Recommendation G.802, which
describes how 24 T1 time slots and 1 framing bit (193 bits) are mapped to 32 E1
time slots (256 bits). This mapping is done by leaving TS0 and TS16 unassigned,
by storing the 24 T1 time slots in TS1 to TS15 and TS17 to TS25, and by storing
the frame bit in bit 1 of TS26 (see
unassigned.
Figure 2-20. G.802 Embedded Framing
Frame A
F
1
2
RNRZ
A
u
RPCMO
0
1
2
E1 Framing
Time Slot
NOTE(S):
1. X = unused bits
2. u = unassigned time slot (see ASSIGN bit [addr 0E0 to 0FF])
3. F
= T1 frame bit for frame B
B
2-38
Fully Integrated T1/E1 Framer and Line Interface
Figure
2-20). TS26 through TS31 are also
14
15 16 17
23
24 F
1
2
B
u
u
15
16 17 18
14
24
25
26 27
F
X
X
X
X
B
E1 Multiframe/Signalling
Time Slot
Conexant
Bt8370/8375/8376
Frame B
23 24
F
1
2
C
u
u
31
0
1
2
X
X
X
N8370DSE