BT8370KPF

Manufacturer Part NumberBT8370KPF
DescriptionFully integrated T1/E1 framer and line interface
ManufacturerConexant Systems, Inc.
BT8370KPF datasheet
 


Specifications of BT8370KPF

CaseQFP  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
Page 61
62
Page 62
63
Page 63
64
Page 64
65
Page 65
66
Page 66
67
Page 67
68
Page 68
69
Page 69
70
Page 70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
Page 70/323

Download datasheet (3Mb)Embed
PrevNext
2.0 Circuit Description
2.6 Clock Rate Adapter
JCLK and CLADO are locked to the selected timing reference. The reference
frequency can operate at T1 or E1 line rates, or at any rate supported by the clock
rate adapter. See RSCALE[2:0] [addr 092] to select timing reference frequency.
See
Table 2-6
Table 2-6. JCLK/CLADO Timing Reference
CEN
0
0
0
0
0
1
1
1
NOTE(S):
1. JCLK always operates at T1 or E1 line rate selected by [T1/E1N; addr 001]
CLAD output jitter meets jitter generation requirements of AT&T TR62411,
as listed in
Table 2-7. Jitter Generation Requirements
CLAD modes are selected using the Clock Rate Adapter Configuration
register [CLAD_CR; addr 090], the Clock Rate Adapter Frequency Select
[CSEL; addr 091], and the Clock Rate Adapter Phase Detector Scale Factor
[CPHASE; addr 092].
If the CLAD Phase Detector (CPHASE) is disabled [CEN; addr 090], the
CLAD input timing reference is determined by the JEN and JFREE bits
(addr 002).
If the CLAD Phase Detector is enabled [CEN; addr 090], the CLAD input
timing reference is selected using CLADI[1:0] in the Clock Input Mux register
[CMUX; addr 01A]. The input timing reference can consist of the Clock Rate
Adapter Input Pin (CLADI); the Receive Clock Output (RCKO, prior to the
output buffer); the Transmit Clock Input Pin (TCKI); or the Transmit System Bus
Clock Input Pin (TSBCKI). (See
2-42
Fully Integrated T1/E1 Framer and Line Interface
for the JCLK/CLADO timing reference.
JEN
JFREE
JDIR
0
1
X
REFCKI—Free running 10 MHz clock
1
1
0
REFCKI—Free running 10 MHz clock with transmit JAT
1
1
1
REFCKI—Free running 10 MHz clock with receive JAT
1
0
0
TXCLK—TCKI or ACKI per [AISCLK; addr 068]
1
0
1
RXCLK—RPLL or RCKI per [RDIGI; addr 020]
0
0
X
CLADI—System clock bypass JAT elastic store
1
0
0
CLADI—System clock with transmit JAT
1
0
1
CLADI—System clock with receive JAT
Table
2-7.
Filter Applied
Maximum Output Jitter
None (Broadband)
0.05 UI peak-peak
10 Hz to 40 kHz
0.025 UI peak-peak
8 kHz to 40 kHz
0.025UI peak-peak
10 Hz to 8 kHz
0.02UI peak-peak
Figures 2-21
Conexant
Bt8370/8375/8376
CLADO/JCLK Reference
Measured
.015 UI
.015 UI
.015 UI
.015 UI
and
2-22
for more details.)
N8370DSE