BT8370KPF

Manufacturer Part NumberBT8370KPF
DescriptionFully integrated T1/E1 framer and line interface
ManufacturerConexant Systems, Inc.
BT8370KPF datasheet
 


Specifications of BT8370KPF

CaseQFP  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
Page 81
82
Page 82
83
Page 83
84
Page 84
85
Page 85
86
Page 86
87
Page 87
88
Page 88
89
Page 89
90
Page 90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
Page 83/323

Download datasheet (3Mb)Embed
PrevNext
Bt8370/8375/8376
Fully Integrated T1/E1 Framer and Line Interface
DL1 and DL2 are configured identically, except for their offset in the register
map. The DL1 address range is 0A4 to 0AE, and the DL2 address range is 0AF to
0B9. From this point on, the DL1 is used to describe the operation of both data
link controllers. Transmit Data Link 1 (TDL1) can be viewed as having a higher
priority than Transmit Data Link 2 (TDL2) because TDL1 overwrites the primary
rate channel after TDL2. Thus, any data that TDL2 writes to the primary rate
channel can be overwritten by TDL1, if TDL1 is configured to transmit in the
same time slot as TDL2.
The TDL1 is enabled using the DL1 Control register [DL1_CTL; addr 0A6].
TDL1 does not overwrite time slot data until it is enabled. DL1_CTL also
controls the data format and the circular buffer/FIFO mode.
The following data formats [DL1[1,0]; addr 0A6] are supported on the data
link: Frame Check Sequence (FCS), non-FCS, Pack8, or Pack6. FCS and
non-FCS are HDLC-formatted messages. Pack8 and Pack6 are unformatted
messages with 8 bits per FIFO access, and 6 bits per FIFO access, respectively.
The Circular Buffer/FIFO control bit [TDL1_RPT; addr 0A6] allows the FIFO
to act as a circular buffer; in this mode, a message can be transmitted repeatedly.
This feature is available only for unformatted transmit data link applications. The
processor can repeatedly send fixed patterns on the selected channel by writing a
1- to 64- byte message into the circular buffer. The programmed message length
repeats until the processor writes a new message. The first byte of each
unformatted message is output automatically, aligned to the first frame of the 12-,
24-, or 16-frame transmit multiframe (SF/ESF/MFAS). This allows the processor
to source overhead or data elements aligned to the TX timebase.
NOTE:
Time slot and bit selection is done through the DL1 Time Slot Enable
[DL1_TS; addr 0A4] and DL1 Bit Enable [DL1_BIT; addr 0A5] registers.
DL1_TS selects which frames and which time slot are overwritten. The frame
select allows TDL1 to overwrite the time slot in all frames, odd frames, even
frames. The time slot word enable is a value between 0 and 31 that selects which
time slot is filled with data from the transmit data link buffer. DL1_BIT selects
which bits are overwritten in the time slot selected.
used data link settings.
Table 2-10. Commonly Used Data Link Settings
Data Link
ESF FDL
T1DM R Bit
SLC-96
ISDN LAPD
CEPT Sa4
NOTE(S):
N8370DSE
Each unformatted message written is output-aligned only after the
preceding message completes transmission. Therefore, data continuity is
retained during the linkage of consecutive messages, provided that the
contents of each message consists of a multiple of the multiframe length.
Frame
Time Slot
Odd
0 (F-bits)
All
24
Even
0 (F-bits)
All
N
Odd
1
N represents any T1/E1 time slot.
Conexant
2.0 Circuit Description
2.8 Transmitter
Table 2-10
lists commonly
Time Slot
Mode
Bits
Don’t Care
FCS
00000010
FCS
Don’t Care
Pack6
11111111
FCS
00001000
FCS
2-55