BT8370KPF

Manufacturer Part NumberBT8370KPF
DescriptionFully integrated T1/E1 framer and line interface
ManufacturerConexant Systems, Inc.
BT8370KPF datasheet
 


Specifications of BT8370KPF

CaseQFP  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
Page 81
82
Page 82
83
Page 83
84
Page 84
85
Page 85
86
Page 86
87
Page 87
88
Page 88
89
Page 89
90
Page 90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
Page 86/323

Download datasheet (3Mb)Embed
PrevNext
2.0 Circuit Description
2.8 Transmitter
Figure 2-31. Interrupt Driven Transmit Data Link Processing
Message
0x00
Block 1
0x20
Block 2
0x40
Block 3
0x60
Block 4
Bt8370/8375/8376 uses a hierarchical interrupt structure, with 1 top-level
Interrupt Request register [IRR; addr 003] directing software to the lower levels.
Of all the interrupt sources, the 2 most significant bandwidth requirements are
signaling and data link interrupts. Each data link controller has a top-level
interrupt status register that reports data link operations (see Data Link 1 and 2
Interrupt Status registers [ISR2; addr 009, and ISR1; 00A]). The processor uses a
2-step interrupt scheme for the data link: it reads the Interrupt Request register,
then uses that register value to read the corresponding Data Link Interrupt Status
register.
2-58
Fully Integrated T1/E1 Framer and Line Interface
Main Line Code
Transmit Message
Write Block/Byte to FIFO
Return
Interrupt Service Routine
Interrupt Occurred
Read Interrupt Status
If
Transmit Data
No
Link Near Empty
Interrupt
Yes
Write Block/Byte to FIFO
If
No
End of
Message
Yes
Write End of Message Register
Return
Conexant
Bt8370/8375/8376
Process Other Interrupt
Return
Return
N8370DSE