MC68HC705C8ACS

Manufacturer Part NumberMC68HC705C8ACS
ManufacturerFreescale Semiconductor, Inc
MC68HC705C8ACS datasheet
 


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
Page 111
112
Page 112
113
Page 113
114
Page 114
115
Page 115
116
Page 116
117
Page 117
118
Page 118
119
Page 119
120
Page 120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
Page 117/222

Download datasheet (3Mb)Embed
PrevNext
Freescale Semiconductor, Inc.
SEC — Security Bit
This bit is implemented as an EPROM cell and is not affected by
reset.
IRQ — Interrupt Request Pin Sensitivity Bit
IRQ is set only by reset, but can be cleared by software. This bit can
only be written once.
Bits 5, 4, and 0 — Not used; always read 0
Bit 2 — Unaffected by reset; reads either 1 or 0
9.5.2 Mask Option Register 1
Mask option register 1 (MOR1) shown in
register that enables the port B pullup devices. Data from MOR1 is
latched on the rising edge of the voltage on the RESET pin.
See
4.3.3 Port B
Address:
Read:
Write:
Reset:
Erased:
PBPU7–PBPU0/COPC — Port B Pullup Enable Bits 7–0
These EPROM bits enable the port B pullup devices.
MC68HC705C8A — Rev. 3
MOTOROLA
For More Information On This Product,
1 = Security enabled
0 = Security off; bootloader able to be enabled
1 = IRQ pin is both negative edge- and level-sensitive.
0 = IRQ pin is negative edge-sensitive only.
Interrupts.
$1FF0
Bit 7
6
5
4
PBPU7
PBPU6
PBPU5
PBPU4
Unaffected by reset
0
0
0
0
Figure 9-5. Mask Option Register 1 (MOR1)
1 = Port B pullups enabled
0 = Port B pullups disabled
EPROM/OTPROM (PROM)
Go to: www.freescale.com
EPROM/OTPROM (PROM)
Control Registers
Figure 9-5
is an EPROM
3
2
1
Bit 0
PBPU0/
PBPU3
PBPU2
PBPU1
COPC
0
0
0
0
Technical Data