MC68HC705C8ACS

Manufacturer Part NumberMC68HC705C8ACS
ManufacturerFreescale Semiconductor, Inc
MC68HC705C8ACS datasheet
 


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
Page 121
122
Page 122
123
Page 123
124
Page 124
125
Page 125
126
Page 126
127
Page 127
128
Page 128
129
Page 129
130
Page 130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
Page 125/222

Download datasheet (3Mb)Embed
PrevNext
Freescale Semiconductor, Inc.
Addr.
Register Name
Read:
Baud Rate Register
$000D
(Baud)
See page 136.
Reset:
Read:
SCI Control Register 1
$000E
(SCCR1)
See page 130.
Reset:
Read:
SCI Control Register 2
$000F
(SCCR2)
See page 131.
Reset:
Read: TDRE
SCI Status Register
$0010
(SCSR)
See page 133.
Reset:
Read:
SCI Data Register
$0011
(SCDR)
See page 129.
Reset:
Figure 10-3. SCI Transmitter I/O Register Summary
MC68HC705C8A — Rev. 3
MOTOROLA
For More Information On This Product,
Bit 7
6
5
SCP1
SCP0
Write:
U
U
0
R8
T8
Write:
U
U
TIE
TCIE
RIE
ILIE
Write:
0
0
0
TC
RDRF
IDLE
Write:
1
1
0
Bit 7
Bit 6
Bit 5
Bit 4
Write:
Unaffected by reset
= Unimplemented
U = Unaffected
Writing a logic 1 to the TE bit in SCI control register 2 (SCCR2) and
then writing data to the SCDR begins the transmission. At the start
of a transmission, transmitter control logic automatically loads the
transmit shift register with a preamble of logic 1s. After the
preamble shifts out, the control logic transfers the SCDR data into
the shift register. A logic 0 start bit automatically goes into the least
significant bit (LSB) position of the shift register, and a logic 1 stop
bit goes into the most significant bit (MSB) position.
When the data in the SCDR transfers to the transmit shift register,
the transmit data register empty (TDRE) flag in the SCI status
register (SCSR) becomes set. The TDRE flag indicates that the
SCDR can accept new data from the internal data bus.
When the shift register is not transmitting a character, the
PD1/TDO pin goes to the idle condition, logic 1. If software clears
the TE bit during the idle condition, and while TDRE is set, the
transmitter relinquishes control of the PD1/TDO pin.
Serial Communications Interface (SCI)
Go to: www.freescale.com
Serial Communications Interface (SCI)
SCI Operation
4
3
2
1
SCR2
SCR1
0
U
U
U
M
WAKE
U
U
TE
RE
RWU
0
0
0
0
OR
NF
FE
0
0
0
0
Bit 3
Bit 2
Bit 1
Technical Data
Bit 0
SCR0
U
SBK
0
U
Bit 0