MC68HC705J1A

Manufacturer Part NumberMC68HC705J1A
ManufacturerMotorola
MC68HC705J1A datasheet
 


Specifications of MC68HC705J1A

CaseDIP-20L  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
Page 111
112
Page 112
113
Page 113
114
Page 114
115
Page 115
116
Page 116
117
Page 117
118
Page 118
119
Page 119
120
Page 120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
Page 112/162:

I/O Registers

Download datasheet (2Mb)Embed
PrevNext
Multifunction Timer Module
9.4 Interrupts
These timer sources can generate interrupts:
9.5 I/O Registers
These registers control and monitor the timer operation:
9.5.1 Timer Status and Control Register
The read/write timer status and control register (TSCR) performs these
functions:
Address:
Read:
Write:
Reset:
Technical Data
112
Timer overflow flag (TOF) — The TOF bit is set when the first eight
stages of the counter roll over from $FF to $00. The timer overflow
interrupt enable bit, TOIE, enables TOF interrupt requests.
Real-time interrupt flag (RTIF) — The RTIF bit is set when the
selected RTI output becomes active. The real-time interrupt
enable bit, RTIE, enables RTIF interrupt requests.
Timer status and control register (TSCR)
Timer counter register (TCR)
Flags timer interrupts
Enables timer interrupts
Resets timer interrupt flags
Selects real-time interrupt rates
$0008
Bit 7
6
5
4
TOF
RTIF
TOIE
RTIE
0
0
0
0
= Unimplemented
Figure 9-3. Timer Status and Control Register (TSCR)
Multifunction Timer Module
3
2
1
Bit 0
0
0
RT1
RT0
TOFR
RTIFR
0
0
1
1
MC68HC705J1A — Rev. 4.0
MOTOROLA