MC68HC705J1A

Manufacturer Part NumberMC68HC705J1A
ManufacturerMotorola
MC68HC705J1A datasheet
 


Specifications of MC68HC705J1A

CaseDIP-20L  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
Page 61
62
Page 62
63
Page 63
64
Page 64
65
Page 65
66
Page 66
67
Page 67
68
Page 68
69
Page 69
70
Page 70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
Page 66/162

Download datasheet (2Mb)Embed
PrevNext
Central Processor Unit (CPU)
Table 3-6. Instruction Set Summary (Sheet 6 of 6)
Source
Operation
Form
SWI
Software Interrupt
TAX
Transfer Accumulator to Index Register
TST opr
TSTA
TSTX
Test Memory Byte for Negative or Zero
TST opr,X
TST ,X
TXA
Transfer Index Register to Accumulator
WAIT
Stop CPU Clock and Enable Interrupts
A
Accumulator
C
Carry/borrow flag
CCR
Condition code register
dd
Direct address of operand
dd rr
Direct address of operand and relative offset of branch instruction
DIR
Direct addressing mode
ee ff
High and low bytes of offset in indexed, 16-bit offset addressing
EXT
Extended addressing mode
ff
Offset byte in indexed, 8-bit offset addressing
H
Half-carry flag
hh ll
High and low bytes of operand address in extended addressing
I
Interrupt mask
ii
Immediate operand byte
IMM
Immediate addressing mode
INH
Inherent addressing mode
IX
Indexed, no offset addressing mode
IX1
Indexed, 8-bit offset addressing mode
IX2
Indexed, 16-bit offset addressing mode
M
Memory location
N
Negative flag
n
Any bit
3.8 Opcode Map
See
Technical Data
66
Description
PC
(PC) + 1; Push (PCL)
SP
(SP) – 1; Push (PCH)
SP
(SP) – 1; Push (X)
SP
(SP) – 1; Push (A)
SP
(SP) – 1; Push (CCR)
SP
(SP) – 1; I
PCH
Interrupt Vector High Byte
PCL
Interrupt Vector Low Byte
X
(A)
(M) – $00
A
(X)
Table
3-7.
Central Processor Unit (CPU)
Effect
on CCR
H I N Z C
— 1 — — —
INH
83
1
— — — — —
INH
97
DIR
3D
INH
4D
 
— —
INH
5D
IX1
6D
IX
7D
— — — — —
INH
9F

— — —
INH
8F
opr
Operand (one or two bytes)
PC
Program counter
PCH
Program counter high byte
PCL
Program counter low byte
REL
Relative addressing mode
rel
Relative program counter offset byte
rr
Relative program counter offset byte
SP
Stack pointer
X
Index register
Z
Zero flag
#
Immediate value
Logical AND
Logical OR
Logical EXCLUSIVE OR
( )
Contents of
–( )
Negation (two’s complement)
Loaded with
?
If
:
Concatenated with

Set or cleared
Not affected
MC68HC705J1A — Rev. 4.0
MOTOROLA
10
2
dd
4
3
3
5
ff
4
2
2