MC68HC708MP16CFU

Manufacturer Part NumberMC68HC708MP16CFU
ManufacturerFreescale Semiconductor, Inc
MC68HC708MP16CFU datasheet
 


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
Page 391
392
Page 392
393
Page 393
394
Page 394
395
Page 395
396
Page 396
397
Page 397
398
Page 398
Page 391/398

Download datasheet (4Mb)Embed
PrevNext
parity — An error-checking scheme that counts the number of logic 1s
PC — See program counter (PC).
peripheral — A circuit not under direct CPU control.
phase-locked loop (PLL) — An oscillator circuit in which the frequency
PLL — See phase-locked loop (PLL).
pointer — Pointer register. An index register is sometimes called a
polarity — The two opposite logic levels, logic 1 and logic 0, which
polling — Periodically reading a status bit to monitor the condition of a
port — A set of wires for communicating with off-chip devices.
prescaler — A circuit that generates an output signal related to the input
program — A set of computer instructions that causes a computer to
program counter (PC) — A 16-bit register in the CPU08. The PC
pull — An instruction that copies into the accumulator the contents of a
MC68HC708MP16
Rev. 3.1
Freescale Semiconductor
in each byte transmitted. In a system that uses odd parity, every byte
is expected to have an odd number of logic 1s. In an even parity
system, every byte should have an even number of logic 1s. In the
transmitter, a parity generator appends an extra bit to each byte to
make the number of logic 1s odd for odd parity or even for even
parity. A parity checker in the receiver counts the number of logic 1s
in each byte. The parity checker generates an error signal if it finds a
byte with an incorrect number of logic 1s.
of the oscillator is synchronized to a reference signal.
pointer register because its contents are used in the calculation of the
address of an operand, and therefore points to the operand.
correspond to two different voltage levels, V
peripheral device.
signal by a fractional scale factor such as 1/2, 1/8, 1/10, etc.
perform a desired operation or operations.
register holds the address of the next instruction or operand that the
CPU will use.
stack RAM location. The stack RAM address is in the stack pointer.
Glossary
Glossary
and V
.
DD
SS
Technical Data
391