CXD3068Q Sony, CXD3068Q Datasheet
CXD3068Q
Available stocks
Related parts for CXD3068Q
CXD3068Q Summary of contents
Page 1
... CD Digital Signal Processor with Built-in Digital Servo Description The CXD3068Q is a digital signal processor LSI for CD players. This LSI incorporates a digital servo. Features • All digital signal processings during playback are performed with a single chip • Highly integrated mounting possible due to a built- ...
Page 2
... EFM demodurator 32K RAM Sub Code Processor Servo Auto Sequencer SERVO Interface MIRR DFCT FOK SERVO DSP A/D FOCUS SERVO TRACKING SERVO SLED SERVO – 2 – CXD3068Q TES1 37 TEST 36 XRST 2 D/A Interface 63 MD2 Digital OUT 64 DOUT Signal processor block Servo block ...
Page 3
... SQSO 76 SQCK 77 SCSY 78 SBSO 79 EXCK – 3 – CXD3068Q TES1 36 TEST FRDR 34 FFDR 33 32 TRDR 31 TFDR 30 SRDR SFDR ...
Page 4
... XTAI pin. 28 Digital power supply — — Sled drive output. SFDR Sled drive output. SRDR TFDR Tracking drive output. 32 TRDR Tracking drive output. 33 Focus drive output. FFDR Description – 4 – CXD3068Q ...
Page 5
... Asymmetry circuit on/off (low = off, high = on). 63 MD2 I Digital Out on/off control (low = off, high = on). 64 DOUT Digital Out output. 65 LRCK D/A interface. LR clock output PCMD D/A interface. Serial data output (two's complement, MSB first). 67 BCK D/A interface. Bit clock output. Description ) DD – 5 – CXD3068Q ...
Page 6
... XROF is generated when the 32K RAM exceeds the ±28F jitter margin. Combination of Monitor Pin Outputs Command bit MTSL0 MTSL1 0 0 XUGF MNT0 0 1 RFCK 1 0 Description Output data XPCK GFS C2PO MNT1 MNT2 MNT3 XPCK XROF GTOP – 6 – CXD3068Q ...
Page 7
... 5.5V –10 LI2 Vss –40 LI3 0.25V –40 LI4 to 0.75V Vss – – 7 – CXD3068Q Applicable Unit Typ. Max. pins ...
Page 8
... AV = 3.3 ± 0.3V, Topr = –20 to +75° Item Symbol Min. Input amplitude V 2.0 I Typ. Max. Unit 34 MHz Typ. Max. Unit 500 ns ns 500 1000 WLX V IHX V 0.9 IHX 0.1 IHX V ILX Typ. Max. Unit + 0.3 Vp – 8 – CXD3068Q ...
Page 9
... AV = 0V, Topr = –20 to +75° Min. Typ. Max. 0.65 CK 750 WCK 300 SU 300 H 300 D 750 WL Note) 0.65 T Note) 750 7 WCK – 9 – CXD3068Q Unit MHz MHz ns kHz µs ...
Page 10
... MSB Unit Min. Typ. Max. 16 MHz 31 µ 3.3 ± 0.3V Symbol Min. Typ COUT f 40 MIRR f 5 DFCTH B – 10 – CXD3068Q · · · · · · LSB = 0V, Topr = –20 to +75°C) SS Max. Unit Conditions kHz 1 kHz 2 kHz 3 ...
Page 11
... Description of Commands and Data Sets ..................................................................................... 101 § 5-19. List of Servo Filter Coefficients...................................................................................................... 124 § 5-20. Filter Composition.......................................................................................................................... 126 § 5-21. TRACKING and FOCUS Frequency Response ............................................................................ 132 [6] Application Circuit .................................................................................................................................. 133 Explanation of abbreviations AVRG: Average AGCNTL: Auto gain control FCS: Focus TRK: Tracking SLD: Sled DFCT: Defect – 11 – CXD3068Q ...
Page 12
... Total bit length for each register Register Total bit length 8 bits bits 3 16 bits bits 28 bits 8 28 bits 9 28 bits A 24 bits bits 20 bits D 20 bits E D18 D19 D20 D21 D22 D23 – 12 – CXD3068Q 750ns or more Valid ...
Page 13
... CXD3068Q ...
Page 14
... CXD3068Q ...
Page 15
... CXD3068Q ...
Page 16
... CXD3068Q ...
Page 17
... CXD3068Q ...
Page 18
... CXD3068Q ...
Page 19
... CXD3068Q ...
Page 20
... CXD3068Q ...
Page 21
... CXD3068Q ...
Page 22
... CXD3068Q ...
Page 23
... CXD3068Q ...
Page 24
... CXD3068Q ...
Page 25
... CXD3068Q ...
Page 26
... CXD3068Q ...
Page 27
... CXD3068Q ...
Page 28
... FOCUS GAIN DOWN PHASE COMPENSATE FILTER A K2B 44 FOCUS GAIN DOWN DEFECT HOLD GAIN K2C 4E FOCUS GAIN DOWN PHASE COMPENSATE FILTER B K2D 1B FOCUS GAIN DOWN OUTPUT GAIN K2E 00 Not used K2F 00 Not used Fix indicates that normal preset values should be used. CONTENTS – 28 – CXD3068Q ...
Page 29
... K47 00 Not used K48 02 FOCUS HOLD FILTER INPUT GAIN K49 7F FOCUS HOLD FILTER A-H K4A 7F FOCUS HOLD FILTER A-L K4B 79 FOCUS HOLD FILTER B-H K4C 17 FOCUS HOLD FILTER B-L K4D 54 FOCUS HOLD FILTER OUTPUT GAIN K4E 00 Not used K4F 00 Not used CONTENTS – 29 – CXD3068Q ...
Page 30
... FE Avrg Reg. VC Avrg Reg. TRVSC Reg. FB Reg. RFDC Avrg Reg. FBIAS Count STOP SSTP XBUSY FOK 0 GFS COMP COUT OV64 0 – 30 – CXD3068Q Output data length — — — — — — 9 bits 9 bits 9 bits 9 bits 9 bits 8 bits — — — ...
Page 31
... High when $B is latched, toggles each time the $B number is counted through COUT. While $44 and $45 are being executed, toggles with each COUT 8-count instead of the $B number. Low when the EFM signal is lengthened by 64 channel clock pulses or more after passing OV64 through the sync detection filter. – 31 – CXD3068Q ...
Page 32
... MT0 LSSL 2.9ms 0 0.18s 1 TR3 TR2 0.18ms 0.09ms 0.36ms 0.18ms – 32 – CXD3068Q Data 3 Timer range MT0 LSSL AS1 AS0 RXF RXF 1 RXF 0 RXF 1 RXF RXF = 0 Forward RXF = 1 Reverse Timer range ...
Page 33
... SD3 SD2 23.2ms 11.6ms 11.6ms 5.8ms KF3 KF2 0.72ms 0.36ms Data 1 Data – 33 – CXD3068Q KF0 SD1 SD0 5.8ms 2.9ms 2.9ms 1.45ms KF1 KF0 0.09ms 0.18ms Data 3 Data ...
Page 34
... DOUT Mute D.out Mute F DOUT output OFF 0dB – – 34 – CXD3068Q D16 VCO SEL2 DA output for 48-bit slot 0dB – dB 0dB – dB 0dB – dB ...
Page 35
... Output of multiplier PLL VCO1 is 1/4 frequency-divided Output of multiplier PLL VCO1 is 1/8 frequency-divided. Application Anti-rolling is enhanced. Sync window protection is enhanced. Function Processing Data VCO KSL3 KSL2 KSL1 KSL0 SEL2 See the previous page. Processing Processing – 35 – CXD3068Q —: Don't care ...
Page 36
... WDCK signal is output. SCOR SEL = 1 GRSCOR (protected SCOR) is output. Used when outputting GRSCOR from the WDCK pin. Processing Processing Data SCOR 0 ERC4 SCSY SOCT1 TXON TXOUT OUTL1 OUTL0 SEL Processing Processing Processing – 36 – CXD3068Q Data ...
Page 37
... WFCK, XPCK C4M, WDCK and FSTO outputs are set to low. OUTL1 = 1 The V16M output is low when VCO2 THRU = 0. Command bit OUTL0 = 0 PCMD, BCK, LRCK and EMPH are output. OUTL0 = 1 PCMD, BCK, LRCK and EMPH outputs are low. Processing Processing Processing Processing Processing – 37 – CXD3068Q ...
Page 38
... Command bit VCO1CS0 = 0 Multiplier PLL VCO1 low speed is selected. VCO1CS0 = 1 Multiplier PLL VCO1 high speed is selected. The CXD3068Q has two VCO1s, and this command selects one of these VCO1s. Block Diagram of VCO Internal Path VCO1SEL1 Low-speed VCO1 High-speed VCO1 $9X commands Data 1 Command ...
Page 39
... Then maximum value measuring continues until the next readout Mute ATT PCT1 PCT2 Command bit ATT = 0 ATT = 1 PCM Gain ECC error correction ability 0dB C1: double; C2: quadruple 0dB C1: double; C2: quadruple Mute C1: double; C2: double 0dB C1: double; C2: double – 39 – CXD3068Q Data SOC2 Meaning Attenuation off. –12dB ...
Page 40
... Note) Set these command bits when the disc is not played back. Processing Data 2 Data ARDTEN Data Processing – 40 – CXD3068Q Data 4 Data ...
Page 41
... When the command bit is used in the existing state, set to the $CX commands. When the command bit is used with the $AC address, make the settings same as for SFP3 to SFP0 set with the $CX commands. Data AVW 0 SFP5 SFP4 SFP3 SFP2 SFP1 SFP0 Processing Processing – 41 – CXD3068Q Data ...
Page 42
... When 0, the asymmetry correction circuit and VCO1 operate normally. (default) When 1, the operational amplifier in the asymmetry correction circuit is set to standby mode. In addition, the multiplier PLL VCO1 oscillation is stopped. This makes it possible to reduce power consumption. Data DSP DSSP ASYM ADCPS SLEEP SLEEP SLEEP – 42 – CXD3068Q ...
Page 43
... Data Data MTSL1 MTSL0 Output data XPCK GFS C2PO MNT1 MNT2 MNT3 XPCK XROF GTOP – 43 – CXD3068Q Data Data 3 Data ...
Page 44
... The VPCO output can be controlled with this setting. Data Gain Gain Gain Gain PCC1 PCC0 MDS0 DCLV0 MDS1 DCLV1 Gain CLVS 0dB 0dB Gain Gain MDS1 MDS0 Processing – 44 – CXD3068Q D0 GMDS –6dB 0dB +6dB ...
Page 45
... Sets the frame sync backward protection times. The setting range (Hex). See "§ 4-2. Frame Sync Protection" regarding frame sync protection. • The CXD3068Q can serially output the 40 bits (10 BCD codes) of error monitor data selected by EDC0 to 7 from the SQSO pin and monitor this data using a microcomputer. ...
Page 46
... Bottom hold at a cycle of RFCK/32 in CLVS mode Bottom hold at a cycle of RFCK/16 in CLVS mode Peak hold at a cycle of RFCK/4 in CLVS mode Peak hold at a cycle of RFCK/2 in CLVS mode. Processing 1 when 1. 2 when 0. D0 Gain CLVS See "$CX commands". Description – 46 – CXD3068Q ...
Page 47
... Values when crystal is 16.9344MHz and XTSL is low or when crystal is 33.8688MHz and XTSL is high. 2. The values in parentheses are for when DSPB 3.5 3 2.5 2 1.5 1 0.5 F0 VP0 to VP7 setting value [HEX] Data VP4 VP3 VP2 VP1 Processing Processing speed speed speed – 47 – CXD3068Q Data VP0 0 0 CTL1 CTL0 ...
Page 48
... The crystal is the reference to the internal clock.) Processing Example of command Setting value of pitch [%] setting +51.2 $D60080 : +25.7 $D6FF80 +25.6 $D600C0 : +0.1 $D6FFC0 0.0 $D60000 : –25.5 $D6FF00 –25.6 $D60040 : –48.7 $D6E740 – 48 – CXD3068Q : : : : ...
Page 49
... CLV CAV CAV VCO-C – 49 – CXD3068Q Data VC2C HIFC LPWR VPON Description 1 Description Crystal reference CLV servo. Used for playback in CLV-W 2 mode. Spindle control with VP0 to 7. Spindle control with the external PWM ...
Page 50
... Timing chart 1-6 (a) 1-6 (b) 1-6 (c) 1-7 (a) 1-7 (b) 1-7 (c) 1-8 (a) 1-8 (b) 1-8 (c) 1-9 (a) 1-9 (b) 1-9 (c) 1-10 (a) 1-10 (b) 1-10 (c) Timing chart 1-11 1-12 1-13 Data Gain INV 0 CAV0 VPCO • This sets the gain when controlling the spindle with the phase comparator in CAV-W mode. – 50 – CXD3068Q ...
Page 51
... CXD3068Q ...
Page 52
... CXD3068Q ...
Page 53
... CXD3068Q ...
Page 54
... MDP L (b) BRAKE BRAKE Z MDP L (b) BRAKE BRAKE MDP Z (b) BRAKE BRAKE MDP L (b) BRAKE BRAKE MDP Z (b) BRAKE – 54 – CXD3068Q STOP MDP Z (c) STOP STOP MDP Z (c) STOP STOP MDP Z (c) STOP STOP Z MDP (c) STOP STOP MDP Z (c) STOP ...
Page 55
... CAV-W mode EPWM = LPWR = 0 Acceleration MDP 264kHz 3.8µs Timing Chart 1-15 CAV-W mode EPWM = LPWR = 1 Acceleration MDP 264kHz 3.8µs n · 236 (ns The BRAKE pulse is masked when LPWR = 1. The BRAKE pulse is masked when LPWR = 1. – 55 – CXD3068Q Z Deceleration Z Deceleration Z Z Deceleration Z ...
Page 56
... Timing Chart 1-16 CAV-W mode EPWM = 1, LPWR = 0 H PWMI L H MDP L Timing Chart 1-17 CAV-W mode EPWM = LPWR = 1 H PWMI MDP Acceleration Acceleration The BRAKE pulse is masked when LPWR = 1. – 56 – CXD3068Q Deceleration ...
Page 57
... As a result, the 96-bit clock must be input in peak meter mode. • The absolute time after peak is stored in the memory in peak meter mode. (See Timing Chart 2-3.) • The high and low intervals for SQCK should be between 750ns and 120µs. – 57 – CXD3068Q ...
Page 58
... Timing Chart 2-1 Internal PLL clock 4.3218 ± MHz WFCK SCOR EXCK SBSO WFCK SCOR EXCK · SBSO S0 Same 750ns max S0 · · Same Subcode P.Q.R.S.T.U.V.W Read Timing – 58 – CXD3068Q ...
Page 59
... CXD3068Q ...
Page 60
... CXD3068Q ...
Page 61
... CXD3068Q ...
Page 62
... VF0 the result obtained by counting V16M/2 pulses while the reference signal (132.2kHz) generated from XTAL (XTAI, XTAO) (384Fs) is high. This value is 31 when the disc is rotating at normal speed and 63 when it is rotating at double speed (when DSPB is low). Load m – 62 – CXD3068Q ...
Page 63
... CXD3068Q ...
Page 64
... Therefore, the cycles for the Fs system clock, PCM data and others output from this LSI change according to the rotational velocity of the disc. Note) The capture range for this mode is theoretically up to the signal processing limit. Note) Set FLFC to 1 for this mode – 64 – CXD3068Q ...
Page 65
... V16M = 32 The VCO1 oscillation frequency is determined by V16M. The VCO1 frequency can be expressed by the following equation. • When DSPB = 0 49 VCO1 = V16M 24 • When DSPB = 1 49 VCO1 = V16M 16 n: VP0 to 7 setting value l: VPCTL0, 1 setting value – 65 – CXD3068Q ...
Page 66
... Fig. 3-1. Disc Stop to Regular Playback in CLV-W Mode CLV-W Mode CLV-W CLVP CLV-W MODE START KICK $E8000 Mute OFF $A00XXXX CAV-W $E665X (CLVA) NO ALOCK = H ? YES CLV-W $E60CX (CLVA) (WFCK PLL) YES ALOCK = Fig. 3-2. CLV-W Mode Flow Chart – 66 – CXD3068Q Operation mode Spindle mode Time ...
Page 67
... Switch to VCO control mode. $E00510 EPWM = SPDC = ICAP = SFSL = VC2C = LPWR = 0 HIFC = VPON = 1 Transfer Transfer VP0 to VP7. ( $DX XX Track Jump Subroutine Transfer Switch to normal-speed playback mode. $E66500 EPWM = SFSL = VC2C = LPWR = 0 SPDC = ICAP = HIFC = VPON = 1 Access END – 67 – CXD3068Q corresponds to VP0 to VP7.) ...
Page 68
... EFM signal pulses. The block diagram of this PLL is shown in Fig. 4-1. The CXD3068Q has a built-in three-stage PLL. • The first-stage PLL is a wide-band PLL. When using the internal VCO2, an external LPF is necessary; when not using the internal VCO2, external LPF and VCO are necessary. ...
Page 69
... XTSL Microcomputer control 2/1 MUX Digital PLL Spindle rotation information 1/2 1/32 1/2 1/l 1 256 (VPCTL0, 1) (VP7 to 0) 1/K (KSL1, 0) VPON 1/M 1/N 1/K (KSL3, 2) RFPLL – 69 – CXD3068Q CLV-W CAV-W VPCO CLV-N CLV-W /CLV-N LPF CAV-W VCOSEL2 VCTL VCO2 V16M PCO FILI FILO CLTV VCO1 VCOSEL1 ...
Page 70
... For C2 correction, the code is created with 24-byte information and 4-byte parity. Both C1 and C2 are Reed Solomon codes with a minimum distance of 5. • The CXD3068Q uses refined super strategy to achieve double correction for C1 and quadruple correction for C2. • In addition, to prevent C2 miscorrection pointer is attached to data after C1 correction according to the C1 error status, the playback status of the EFM signal, and the operating status of the player. • ...
Page 71
... MNT2 MNT1 MNT0 § 4-4. DA Interface • The CXD3068Q supports the 48-bit slot interface as the DA interface. 48-bit slot interface This interface includes 48 cycles of the bit clock within one LRCK cycle, and is MSB first. When LRCK is high, the data is for the left channel. ...
Page 72
... CXD3068Q ...
Page 73
... There are three Digital Out: the type 1 format for broadcasting stations, the type 2 form 1 format for home use, and the type 2 form 2 format for the manufacture of software. The CXD3068Q supports type 2 form 1. The channel status clock accuracy is automatically set to level II when using the crystal clock and to level III in CAV-W mode or variable pitch mode ...
Page 74
... COUT, the brake is applied to the actuator. Then, when the actuator speed is found to have slowed up enough (determined by the COUT cycle becoming longer than the overflow C set with register 5), the tracking and sled servos are turned on. – 74 – CXD3068Q ...
Page 75
... COUT or MIRR unlike for the other jumps. Transfer $25 from the microcomputer after the actuator has stabilized. 16 tracks. After kicking the actuator and sled, the traverse for the traverse monitor counter which is set with register B, and 16 tracks. Like the 2N-track jump, COUT is used for counting – 75 – CXD3068Q 16 tracks, ...
Page 76
... BUSY Command for $03 DSSP Fig. 4-6-(b). Auto Focus Timing Chart Auto focus Focus search up FOK = H NO YES Check whether FZC is FZC = H NO continuously high for the period of time E set with register 5. YES FZC = L NO YES Focus servo ON END Blind E – 76 – CXD3068Q $08 ...
Page 77
... Fig. 4-7-(b). 1-Track Jump Timing Chart 1 Track Track FWD kick (REV kick for REV jump) sled servo OFF WAIT (Blind A) COUT = NO YES Track REV (FWD kick for REV jump) kick WAIT (Brake B) Track, sled servo ON END Brake B $2C ($28) – 77 – CXD3068Q $25 ...
Page 78
... Fig. 4-8-(b). 10-Track Jump Timing Chart 10 Track Track, sled FWD kick WAIT (Blind A) (Counts COUT COUT = YES Track, REV kick Checks whether the COUT cycle is longer than overflow Overflow ? NO YES Track, sled servo ON END COUT 5 count $2E ($2B) – 78 – CXD3068Q 5) Overflow C $25 ...
Page 79
... Track Track, sled FWD kick WAIT (Blind A) Counts COUT for the first 16 times COUT (MIRR and MIRR for more times. NO YES Track REV kick C = Overflow NO YES Track servo ON WAIT (Kick D) Sled servo ON END Overflow C $2E ($2B) $26 ($27) – 79 – CXD3068Q Kick D $25 ...
Page 80
... Track Sled FWD Kick WAIT (Kick F) Traverse Speed Ctrl (Overflow G) COUT = N? NO YES Track Servo ON Sled REV Kick WAIT (Kick D) Track Sled Servo ON END Fig. 4-10-(a). Fine Search Flow Chart Traverse Speed Control (Overflow G) & COUT N count – 80 – CXD3068Q Kick D $27 ($26) $25 ...
Page 81
... Command for DSSP $22 ($23) Fig. 4-11-(b). M-Track Move Timing Chart M Track Move Track Servo OFF Sled FWD Kick WAIT (Blind A) Counts COUT for M Counts MIRR for M COUT (MIRR YES Track, Sled Servo OFF END COUT (MIRR) M count – 81 – CXD3068Q 16. 16. $20 ...
Page 82
... Mode Select LPWR MDP Up/down signal from CLVS servo Frequency error for CLVP servo Phase error for CLVP servo Spindle drive signal from the microcomputer for CAV servo Fig. 4-12. Block Diagram – 82 – CXD3068Q MDP Error Measure Over Sampling Filter-1 Gain MDP ...
Page 83
... Playback Speed In the CXD3068Q, the following playback modes can be selected through different combinations of XTAI, XTSL pin, double-speed command (DSPB), VCO1 selection command (VCOSEL1), VCO1 frequency division commands (KSL3, KSL2) and command transfer rate selector (ASHS) in CLV-N or CLV-W mode. XTAI XTSL ...
Page 84
... Asymmetry Correction Fig. 4-13 shows the block diagram and circuit example. ASYE R1 RFAC R1 BIAS Fig. 4-15. Asymmetry Correction Application Circuit ASYO R1 R2 ASYI – 84 – CXD3068Q ...
Page 85
... LSB first. • Data which can be stored in the LSI is 1 packet (4 packs). Subcode Decoder Fig. 4-14. Block Diagram of CD TEXT Demodulation Circuit TXON CD TEXT Decoder – 85 – CXD3068Q EXCK SBSO SQCK SQSO TXOUT ...
Page 86
... CXD3068Q ...
Page 87
... MCK = 128Fs) Input range: 1/4V DD Output format: 7-bit PWM Other: Sled move FOK, MIRR, DFCT signal generation RF signal sampling rate: 1.4MHz (when MCK = 128Fs) Input range: 1/4V DD Other: RF zero level automatic measurement 3/4V DD – 87 – CXD3068Q : Supply voltage) ...
Page 88
... XT4D XT2D XT1D Frequency division ratio Table 5-1 – 88 – CXD3068Q MCK 1 256Fs 1/2 128Fs 1/2 128Fs 1 512Fs 1/2 256Fs 1/4 128Fs 1/4 128Fs Fs = 44.1kHz, : Don’t care ...
Page 89
... DC Offset Cancel [AVRG (Average) Measurement and Compensation] (See Fig. 5-3.) The CXD3068Q can measure the average of RFDC, VC, FE and TE and compensate these signals using the measurement results to control the servo effectively. This AVRG measurement and compensation is necessary to initialize the CXD3068Q, and is able to cancel the DC offset. ...
Page 90
... The number of steps by which the count value changes can be selected from steps by FBV1 and FBV0. When converted to FE input, 1 step corresponds to 1/512 A: Register mode B: Counter mode C: Counter mode (when stopped) – 90 – CXD3068Q V 0.4. DD ...
Page 91
... TLC2 · TLD2 To TRK In register – – TRVSC register TLC2 To FCS In register – + FBIAS register FBON To FZC register – register – To SLD In register – TLC2 · TLD2 To TRK In register – TRVSC register TLC2 To FCS In register + FBIAS register FBON To FZC register – CXD3068Q ...
Page 92
... The default settings aim for 0dB at 1kHz. However, since convergence values vary according to the characteristics of each constituent element of the servo loop, FG and TG values should be set as necessary. Max. 11.4µs Timing Chart 5-4 – 92 – CXD3068Q AGCNTL completion ...
Page 93
... AGCNTL coefficient reaches the appropriate value and stops changing, the CXD3068Q confirms that the AGCNTL coefficient has not changed for a certain period of time (select 63/31ms with AGHJ, when MCK = 128Fs), and then completes AGCNTL operation. (Self stop mode) This self-stop mode can be canceled by setting AGS to 0 ...
Page 94
... FOCUS SERVO OFF, 0V OUT 0 1 FOCUS SERVO OFF, FOCUS SEARCH VOLTAGE OUT FOCUS SEARCH VOLTAGE DOWN FOCUS SEARCH VOLTAGE UP Table 5-6 $02 $03 and performing only FCS search operation. $00 $02 $03 FCSDRV RF FOK FE 0 FZC – 94 – CXD3068Q : Don't care $08 Fig. 5-8 ...
Page 95
... The filter also switches to gain-up mode when the LOCK signal goes low or when vibration is detected with the anti-shock circuit (described hereafter) enabled. The CXD3068Q has 2 types of gain-up filter structures in TRK gain-up mode which can be selected by setting D16 of $1. (See Table 5-17.) SLD Servo ...
Page 96
... Fig. 5-12.) The DFCT comparator level can be selected from four values using D13 and D12 of $3B. RF Peak Hold1 Peak Hold2 Peak Hold2 – Peak Hold1 DFCT MIRR Comp (Mirror comparator level Fig. 5-11 SDF (Defect comparator level Fig. 5-12 – 96 – CXD3068Q ...
Page 97
... It also can be monitored from the ATSK pin by setting the ASOT command of $ Anti Shock TE Filter TRK Gain Up Filter TRK Gain Normal Filter Hold Filter DFCT Servo Filter Fig. 5-13 ATSK Comparator TRK PWM Gen Fig. 5-14 – 97 – CXD3068Q Hold register EN SENS ...
Page 98
... D19 to D16 ANTI SHOCK ANTI SHOCK OFF 1 BRAKE ON 0 BRAKE OFF TRACKING GAIN NORMAL 0 TRACKING GAIN TRACKING GAIN UP FILTER SELECT 1 0 TRACKING GAIN UP FILTER SELECT 2 Table 5-17 – 98 – CXD3068Q Outer track Inner track FWD Servo ON JMP Fig. 5-16 : Don't care ...
Page 99
... FCS AGCNTL coefficient result $3963: TRK AGCNTL coefficient result $391C: TRVSC adjustment result $391D: FBIAS register value t SPW · · · 1/f SCLK MSB · · · Fig. 5-18 Symbol Min. Typ. f SCLK t 31.3 SPW t 15 DLS Table 5-19 – 99 – CXD3068Q LSB Max. Unit MHz 16 ns µs ...
Page 100
... Output value –A 64t MCK At MCK 32t 32t 32t MCK MCK MCK MCK MCK 2 2 Timing Chart 5- DRV RDR FDR Fig. 5-21. Drive Circuit – 100 – CXD3068Q Output value 0 64t MCK 32t 32t MCK MCK MCK ...
Page 101
... The duration of MIRR = high, which is caused by the affection of the RFDC signal pulse-formed noise and the like, is suppressed by setting MRS to 1. D10 KA2 KA1 KA0 KD7 KD6 KD5 KD4 KD3 KD2 KD1 KD0 D10 Processing Processing – 101 – CXD3068Q MRS MRT1 MRT0 0 0 ...
Page 102
... This is valid only when TLB1ON = 1. The preset is 0. SFBK2: When 1, brake operation is performed by setting the LowBooster-2 input to 0. This is valid only when TLB2ON = 1. The preset is 0. MIRR maximum time [ms] No time limit 1.10 2.20 4.00 : preset D10 – 102 – CXD3068Q ...
Page 103
... An example of characteristics is shown in Fig. 5-26c. This booster is used exclusively for the TRK filter. The sampling frequency is 88.2kHz (when MCK = 128Fs). Note 44.1kHz D10 FLB1 TLB2 FHB TLB1 0 HBST1 HBST0 LB1S1 LB1S0 LB2S1 LB2S0 – 103 – CXD3068Q ...
Page 104
... BK4 — –255/256 1023/1024 0 0 –511/512 2047/2048 1 1 –1023/1024 4095/4096 1 Table 5-25b LowBooster-2 setting LB2S1 LB2S0 BK7 — –255/256 1023/1024 0 0 –511/512 2047/2048 1 1 –1023/1024 4095/4096 1 Table 5-25c – 104 – CXD3068Q BK2 BK3 96/128 2 112/128 2 120/128 2 BK5 BK6 1/4 1/4 1/4 BK8 BK9 1/4 1/4 1/4 ...
Page 105
... Fig. 5-26a. Servo HighBooster Characteristics [FCS, TRK] (MCK = 128Fs) HBST1 = 0 HBST1 = 1, HBST0 = 100 1k Frequency [Hz 100 1k Frequency [Hz] HBST1 = 1, HBST0 = 1 3 – 105 – CXD3068Q 10k 10k ...
Page 106
... Fig. 5-26b. Servo LowBooster1 Characteristics [FCS, TRK] (MCK = 128Fs) LB1S1 = 0 LB1S1 = 1, LB1S0 = 100 1k Frequency [Hz] 100 1k Frequency [Hz] LB1S1 = 1, LB1S0 = 1 3 – 106 – CXD3068Q 10k 10k ...
Page 107
... Fig. 5-26c. Servo LowBooster2 Characteristics [FCS, TRK] (MCK = 128Fs) LB2S1 = 0 LB2S1 = 1, LB2S0 = 100 1k Frequency [Hz] 100 1k Frequency [Hz] LB2S1 = 1, LB2S0 = 1 3 – 107 – CXD3068Q 10k 10k ...
Page 108
... D10 IDFT1 IDFT0 DFCT pin L DFCT in §5-9 DFCT in §5 New DFCT H DFCT in §5-9 New DFCT signal output prohibit time 204.08µs 294.78µs 408.16µs 612.24µs : preset – 108 – CXD3068Q ...
Page 109
... D5 1 FB9 FB8 FB7 FB6 FB5 V /4 respectively D10 TV9 TV8 TV7 TV6 TV5 V /4 respectively – 109 – CXD3068Q — FB4 FB3 FB2 FB1 — and DD : supply voltage ...
Page 110
... V : PWM driver supply voltage PWM driver supply voltage D10 TJ2 TJ1 TJ0 SFJP TG6 TG5 TG4 TG3 TG2 TG1 TG0 V / PWM driver supply voltage – 110 – CXD3068Q ...
Page 111
... Default value: 0 (256ms) D10 / supply voltage); FE input conversion DD DD Slice level preset V /2 PWM driver supply voltage FE/TE input conversion preset – 111 – CXD3068Q ...
Page 112
... Traverse center compensation (on/off) TLC1: Tracking zero level compensation (on/off) TLC0: VC level compensation for TRK/SLD In register (on/off) Note) Commands marked with are accepted every 2.9ms. (when MCK = 128Fs) All commands are on when 1. D10 – 112 – CXD3068Q ...
Page 113
... RFDC envelope (bottom) RFDC envelope (peak) RFDC envelope (peak) – (bottom) VC AVRG register FE AVRG register TE AVRG register FE input signal TE input signal SE input signal VC input signal – 113 – CXD3068Q Readout data length 8 bits 16 bits 8 bits $399F $399E 8 bits 9 bits $399D $399C 9 bits ...
Page 114
... Relative gain TPS1 0dB 0 +6dB 0 +12dB 1 +18dB 1 – 114 – CXD3068Q SJHD INBK MTI0 The counter changes once for each sampling cycle of the focus servo filter. When MCK is 128Fs, the sampling frequency is 88.2kHz. When converted to FE input, 1 step ...
Page 115
... 32/256 40/256 48/256 56/256 preset Slice level 0.0156 V DD 0.0234 V DD 0.0313 V DD 0.0391 supply voltage DD DFCT maximum time No timer limit 2.00ms 2.36 2.72 : preset – 115 – CXD3068Q ...
Page 116
... This initializes the initial-state registers of the circuits which generate MIRR, DFCT and FOK. V /ms, 44.1kHz) DD Count-down speed [V/ms] [kHz] 0.0431 V 22.05 DD 0.0861 V 44.1 DD 0.172 V 88.2 DD 0.344 V 176 preset supply voltage DD /ms, 352.8kHz) DD Count-down speed [V/ms] [kHz] 0.344 V 176.4 DD 0.688 V 352.8 DD 1.38 V 705.6 DD 2.75 V 1411 preset supply voltage DD – 116 – CXD3068Q ...
Page 117
... BTS1 BTS0 MRC1 MRC0 TZC STZC HPTZC DTZC COUT pin output STZC HPTZC COUT : preset, —: don't care – 117 – CXD3068Q MRC1 MRC0 Setting time [µ 5.669 0 1 11.338 1 0 22.675 ...
Page 118
... SLD filter OFF OFF OFF Tracking zero level correction TRK filter SLD filter OFF OFF OFF VC level correction TRK filter SLD filter OFF OFF OFF : preset, —: don't care – 118 – CXD3068Q ...
Page 119
... Input coefficient sign inversion when SFID = 1 and THID = 1 The preset coefficients for the TRK filter are negative for input and positive for output. With this, the CXD3068Q outputs the servo drives which have the reversed phase to the error inputs.. Negative input coefficient ...
Page 120
... MIRR, DFCT and FOK are all generated internally. MIRR only is input from an external source. MIRR, DFCT and FOK are all input from an external source. – 120 – CXD3068Q LKIN COIN MDFI MIRI XT1D : preset, —: don't care ...
Page 121
... preset, —: don't care XT4D Frequency division ratio 0 According to XTSL — 1/1 — 1/2 1 1/4 : preset, —: don't care – 121 – CXD3068Q AGHF ASOT See $37 for AGGF and AGGT. The presets are AGG4 = 0, AGGF = 1 and AGGT = 1. ...
Page 122
... FIFZA3 to FIFZA0. FIFZB3 to FIFZB0 or FIFZA3 to FIFZA0 setting value 32 – 122 – CXD3068Q 0.5 V [V] DD ...
Page 123
... Clock input Offset adjustment, gain adjustment Latch enable input Waveforms can be monitored with an oscilloscope using a serial input-type D/A converter as shown above. – 123 – CXD3068Q ··· ··· MSB ··· LSB To the 7-segment LED To the 7-segment LED ...
Page 124
... FOCUS GAIN DOWN PHASE COMPENSATE FILTER A K2B 44 FOCUS GAIN DOWN DEFECT HOLD GAIN K2C 4E FOCUS GAIN DOWN PHASE COMPENSATE FILTER B K2D 1B FOCUS GAIN DOWN OUTPUT GAIN K2E 00 Not used K2F 00 Not used Fix indicates that normal preset values should be used. CONTENTS – 124 – CXD3068Q ...
Page 125
... Not used K48 02 FOCUS HOLD FILTER INPUT GAIN K49 7F FOCUS HOLD FILTER A-H K4A 7F FOCUS HOLD FILTER A-L K4B 79 FOCUS HOLD FILTER B-H K4C 17 FOCUS HOLD FILTER B-L K4D 54 FOCUS HOLD FILTER OUTPUT GAIN K4E 00 Not used K4F 00 Not used CONTENTS – 125 – CXD3068Q ...
Page 126
... CXD3068Q ...
Page 127
... CXD3068Q ...
Page 128
... CXD3068Q ...
Page 129
... CXD3068Q ...
Page 130
... K02 K04 Note) Set the MSB bit of the K02 and K04 coefficients to 0. Slice M09 –1 –1 Z K14 K15 – 130 – CXD3068Q TRK AUTO Gain 2 –7 M02 K05 K07 PWM SLD MOV TZC Reg M0A AUTO Gain Slice Reg – ...
Page 131
... M11 – K49 K4B –7 – K4A K4C Note) Set the MSB bit of the K4A and K4C coefficients to 0. – 131 – CXD3068Q M0A Anti Shock Comp K35 Reg –1 Z K33 K34 AVRG Reg M19 TRK K45 Hold Reg Z – ...
Page 132
... When using the preset coefficients with the boost function off. FOCUS frequency response NORMAL GAIN DOWN 10 100 1k f – Frequency [Hz] When using the preset coefficients with the boost function off. – 132 – CXD3068Q 180° 90° G 0° –90° –180° 20k 180° 90° ...
Page 133
... CXD3068Q ...
Page 134
... EIAJ CODE LQFP080-P-1414 JEDEC CODE 80PIN QFP (PLASTIC 0.15 ± 0.12 M PACKAGE STRUCTURE PACKAGE MATERIAL LEAD TREATMENT LEAD MATERIAL PACKAGE MASS – 134 – CXD3068Q + 0.35 1.5 – 0.15 + 0.1 0.127 – 0.05 0.1 + 0.15 0.1 – 0.1 0° to 10° EPOXY RESIN SOLDER PLATING 42/COPPER ALLOY 0.6g Sony Corporation ...