SC16C550IA44 NXP Semiconductors, SC16C550IA44 Datasheet

no-image

SC16C550IA44

Manufacturer Part Number
SC16C550IA44
Description
Manufacturer
NXP Semiconductors
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
SC16C550IA44
Manufacturer:
PHILIPS
Quantity:
10 579
Part Number:
SC16C550IA44
Manufacturer:
PHI-Pbf
Quantity:
1 031
Part Number:
SC16C550IA44,529
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
SC16C550IA44D
Manufacturer:
PHILIPS
Quantity:
500
1. General description
2. Features
The SC16C550 is a Universal Asynchronous Receiver and Transmitter (UART) used
for serial data communications. Its principal function is to convert parallel data into
serial data, and vice versa. The UART can handle serial data rates up to 3 Mbits/s.
The SC16C550 is pin compatible with the ST16C550, TL16C550 and PC16C550,
and it will power-up to be functionally equivalent to the 16C450. Programming of
control registers enables the added features of the SC16C550. Some of these added
features are the 16-byte receive and transmit FIFOs, automatic hardware or software
flow control and Infrared encoding/decoding. The selectable auto-flow control feature
significantly reduces software overload and increases system efficiency while in FIFO
mode by automatically controlling serial data flow using RTS output and CTS input
signals. The SC16C550 also provides DMA mode data transfers through FIFO trigger
levels and the TXRDY and RXRDY signals. On-board status registers provide the
user with error indications, operational status, and modem interface control. System
interrupts may be tailored to meet user requirements. An internal loop-back capability
allows on-board diagnostics.
The SC16C550 operates at 5 V, 3.3 V and 2.5 V, and the Industrial temperature
range, and is available in plastic DIP40, PLCC44 and LQFP48 packages.
SC16C550
Universal Asynchronous Receiver/Transmitter (UART)
with 16-byte FIFO and infrared (IrDA) encoder/decoder
Rev. 05 — 19 June 2003
5 V, 3.3 V and 2.5 V operation
Industrial temperature range
After reset, all registers are identical to the typical 16C450 register set
Capable of running with all existing generic 16C450 software
Pin compatibility with the industry-standard ST16C450/550, TL16C450/550,
PC16C450/550
Up to 3 Mbits/s transmit/receive operation at 5 V, 2 Mbits/s at 3.3 V, and
1 Mbit/s at 2.5 V
16 byte transmit FIFO
16 byte receive FIFO with error flags
Programmable auto-RTS and auto-CTS
Automatic software/hardware flow control
Programmable Xon/Xoff characters
Software selectable Baud Rate Generator
Four selectable Receive FIFO interrupt trigger levels
In auto-CTS mode, CTS controls transmitter
In auto-RTS mode, RxFIFO contents and threshold control RTS
Product data

Related parts for SC16C550IA44

SC16C550IA44 Summary of contents

Page 1

SC16C550 Universal Asynchronous Receiver/Transmitter (UART) with 16-byte FIFO and infrared (IrDA) encoder/decoder Rev. 05 — 19 June 2003 1. General description The SC16C550 is a Universal Asynchronous Receiver and Transmitter (UART) used for serial data communications. Its principal function is ...

Page 2

... Table 1: Ordering information Industrial 2 Type number Package Name Description SC16C550IA44 PLCC44 plastic leaded chip carrier; 44 leads SC16C550IB48 LQFP48 plastic low profile quad flat package; 48 leads; body 7 SC16C550IN40 DIP40 plastic dual in-line package; 40 leads (600 mil) 9397 750 11619 ...

Page 3

Philips Semiconductors 4. Block diagram SC16C550 D0–D7 DATA BUS IOR, IOR AND IOW, IOW CONTROL LOGIC RESET A0–A2 REGISTER CS0, CS1, CS2 SELECT AS, DDIS LOGIC INT TXRDY RXRDY INTERRUPT CONTROL LOGIC Fig 1. Block diagram. 9397 750 11619 Product ...

Page 4

... Philips Semiconductors 5. Pinning information 5.1 Pinning Fig 2. PLCC44. 9397 750 11619 Product data UART with 16-byte FIFO and IrDA encoder/decoder RCLK SC16C550IA44 CS0 14 CS1 15 16 CS2 BAUDOUT 17 Rev. 05 — 19 June 2003 SC16C550 OUT1 37 DTR 36 RTS ...

Page 5

Philips Semiconductors Fig 3. LQFP48. 9397 750 11619 Product data UART with 16-byte FIFO and IrDA encoder/decoder RCLK SC16C550IB48 CS0 9 CS1 10 CS2 11 ...

Page 6

Philips Semiconductors Fig 4. DIP40. 5.2 Pin description Table 2: Pin description Symbol Pin PLCC44 LQFP48 DIP40 A2-A0 28, 27, 28, 27 BAUDOUT 17 12 9397 750 11619 Product data UART with 16-byte FIFO and ...

Page 7

Philips Semiconductors Table 2: Pin description …continued Symbol Pin PLCC44 LQFP48 DIP40 CS0, CS1, 14, 15, 9, 10, CS2 16 11 CTS 40 38 D7-D0 2-9 43-47, 2-4 DCD 42 40 DDIS 26 22 DSR 41 39 DTR 37 33 ...

Page 8

Philips Semiconductors Table 2: Pin description …continued Symbol Pin PLCC44 LQFP48 DIP40 RCLK 10 5 IOR, IOR 24 RTS 36 32 RXRDY TXRDY 27 23 9397 ...

Page 9

Philips Semiconductors Table 2: Pin description …continued Symbol Pin PLCC44 LQFP48 DIP40 IOW, IOW 20, 21 16, 17 XTAL1 18 14 [1] XTAL2 19 15 [1] In sleep mode, XTAL2 is left ...

Page 10

Philips Semiconductors 6.1 Internal registers The SC16C550 provides 15 internal registers for monitoring and control. These registers are shown in in the standard 16C550. These registers function as data holding registers (THR/RHR), interrupt status and control registers (IER/ISR), a FIFO ...

Page 11

Philips Semiconductors Table 4: Selected trigger level (characters 6.3 Autoflow control (see Autoflow control is comprised of auto-CTS and auto-RTS. With auto-CTS, the CTS input must be active before the transmitter FIFO can emit data. With ...

Page 12

Philips Semiconductors 6.3.2 Auto-CTS (see The transmitter circuitry checks CTS before sending the next data byte. When CTS is active, it sends the next byte. To stop the transmitter from sending the following byte, CTS must be released before the ...

Page 13

Philips Semiconductors RX BYTE 14 RTS IOR (RD RBR) (1) RTS is de-asserted when the receiver receives the first data bit of the sixteenth byte. The receive FIFO is full after finishing the sixteenth byte. (2) RTS is asserted again ...

Page 14

Philips Semiconductors 6.5 Special feature software flow control A special feature is provided to detect an 8-bit character when EFR[5] is set. When 8-bit character is detected, it will be placed on the user-accessible data stack along with normal incoming ...

Page 15

Philips Semiconductors 6.7 Programmable baud rate generator The SC16C550 supports high speed modem technologies that have increased input data rates by employing data compression schemes. For example, a 33.6 kbit/s modem that employs data compression may require a 115.2 kbit/s ...

Page 16

Philips Semiconductors Table 5: Using 1.8432 MHz crystal Desired baud rate 50 75 110 134.5 150 300 600 1200 1800 2000 2400 3600 4800 7200 9600 19200 38400 56000 6.8 DMA operation The SC16C550 FIFO trigger level provides additional flexibility ...

Page 17

Philips Semiconductors 6.9 Sleep mode The SC16C550 is designed to operate with low power consumption. A special sleep mode is included to further reduce power consumption when the chip is not being used. With EFR[4] and IER[4] enabled (set to ...

Page 18

Philips Semiconductors SC16C550 D0–D7 DATA BUS IOR, IOR AND IOW, IOW CONTROL LOGIC RESET A0–A2 CS0, CS1 REGISTER CS2 SELECT AS LOGIC DDIS INT INTERRUPT TXRDY CONTROL RXRDY LOGIC Fig 10. Internal loop-back mode diagram. 9397 750 11619 Product data ...

Page 19

Philips Semiconductors 7. Register descriptions Table 8 The assigned bit functions are more fully defined in Table 8: SC16C550 internal registers Shaded bits are only accessible when EFR[4] is set. [ Register Default [2] General Register Set ...

Page 20

Philips Semiconductors 7.1 Transmit (THR) and Receive (RHR) Holding Registers The serial transmitter section consists of an 8-bit Transmit Hold Register (THR) and Transmit Shift Register (TSR). The status of the THR is provided in the Line Status Register (LSR). ...

Page 21

Philips Semiconductors Table 9: Bit 7.2.1 IER versus Receive FIFO interrupt mode operation When the receive FIFO (FCR[0] = logic 1), and receive interrupts (IER[0] = logic 1) are enabled, the receive interrupts and register status will ...

Page 22

Philips Semiconductors 7.3 FIFO Control Register (FCR) This register is used to enable the FIFOs, clear the FIFOs, set the receive FIFO trigger levels, and select the DMA mode. 7.3.1 DMA mode Mode 0 (FCR bit 3 = ‘0’): receive ...

Page 23

Philips Semiconductors Table 10: Bit Table 11: FCR[ 9397 750 11619 Product data UART with 16-byte FIFO and IrDA encoder/decoder FIFO Control Register bits description Symbol Description Transmit operation in mode ‘1’: When ...

Page 24

Philips Semiconductors 7.4 Interrupt Status Register (ISR) The SC16C550 provides six levels of prioritized interrupts to minimize external software interaction. The Interrupt Status Register (ISR) provides the user with six interrupt status bits. Performing a read cycle on the ISR ...

Page 25

Philips Semiconductors 7.5 Line Control Register (LCR) The Line Control Register is used to specify the asynchronous data communication format. The word length, the number of stop bits, and the parity are selected by writing the appropriate bits in this ...

Page 26

Philips Semiconductors Table 15: LCR[ Table 16: LCR[ Table 17: LCR[ 9397 750 11619 Product data UART with 16-byte FIFO and IrDA encoder/decoder LCR[5] parity selection LCR[4] LCR[3] ...

Page 27

Philips Semiconductors 7.6 Modem Control Register (MCR) This register controls the interface with the modem or a peripheral device. Table 18: Bit 9397 750 11619 Product data UART with 16-byte FIFO and ...

Page 28

Philips Semiconductors 7.7 Line Status Register (LSR) This register provides the status of data transfers between the SC16C550 and the CPU. Table 19: Bit 9397 750 11619 Product data UART with 16-byte FIFO ...

Page 29

Philips Semiconductors Table 19: Bit 0 7.8 Modem Status Register (MSR) This register provides the current state of the control interface signals from the modem, or other peripheral device to which the SC16C550 is connected. Four bits of this register ...

Page 30

Philips Semiconductors Table 20: Bit 1 0 [1] Whenever any MSR bit 0-3 is set to logic 1, a Modem Status Interrupt will be generated. 7.9 Scratchpad Register (SPR) The SC16C550 provides a temporary data register to store 8 bits ...

Page 31

Philips Semiconductors Table 21: Bit 5 4 3-0 Table 22: Cont [1] When using a software flow control the Xon/Xoff characters cannot be used for data transfer. 9397 750 11619 ...

Page 32

Philips Semiconductors 7.11 SC16C550 external reset conditions Table 23: Register IER ISR LCR MCR LSR MSR FCR EFR Table 24: Output TX RTS DTR RXRDY TXRDY 8. Limiting values Table 25: In accordance with the Absolute Maximum Rating System (IEC ...

Page 33

Philips Semiconductors 9. Static characteristics Table 26: DC electrical characteristics + 2 5.0 V 10%, unless otherwise specified. amb CC Symbol Parameter V LOW-level clock input voltage IL(CK) ...

Page 34

Philips Semiconductors 10. Dynamic characteristics Table 27: AC electrical characteristics + 2 5.0 V 10%, unless otherwise specified. amb CC Symbol Parameter clock pulse duration ...

Page 35

Philips Semiconductors Table 27: AC electrical characteristics + 2 5.0 V 10%, unless otherwise specified. amb CC Symbol Parameter t delay from start to reset TXRDY 28d t ...

Page 36

Philips Semiconductors A0– CS2 CS1–CS0 t 13d t 14d IOW, IOW D0–D7 Fig 12. General write timing when using AS signal. A0–A2 ADDRESS IOR D0–D7 Fig 13. General read timing ...

Page 37

Philips Semiconductors A0–A2 ADDRESS IOW D0–D7 Fig 14. General write timing when AS is tied to GND. IOW ACTIVE RTS CHANGE OF STATE DTR DCD CTS DSR INT IOR RI Fig 15. Modem input/output timing. 9397 750 ...

Page 38

Philips Semiconductors t 2w EXTERNAL CLOCK Fig 16. External clock timing. START BIT RX INT IOR Fig 17. Receive timing. 9397 750 11619 Product data UART with 16-byte FIFO and IrDA encoder/decoder DATA BITS (5-8) D0 ...

Page 39

Philips Semiconductors START BIT RX RXRDY IOR Fig 18. Receive ready timing in non-FIFO mode. START BIT RX RXRDY IOR Fig 19. Receive ready timing in FIFO mode. 9397 750 11619 Product data UART with 16-byte FIFO and IrDA encoder/decoder ...

Page 40

Philips Semiconductors START BIT TX INT t 23d ACTIVE IOW Fig 20. Transmit timing. 9397 750 11619 Product data UART with 16-byte FIFO and IrDA encoder/decoder DATA BITS (5– DATA BITS 6 DATA ...

Page 41

Philips Semiconductors START BIT TX ACTIVE IOW D0–D7 BYTE #1 TXRDY Fig 21. Transmit ready timing in non-FIFO mode. 9397 750 11619 Product data UART with 16-byte FIFO and IrDA encoder/decoder DATA BITS (5– ...

Page 42

Philips Semiconductors START BIT TX ACTIVE IOW D0–D7 BYTE #16 t 27d TXRDY Fig 22. Transmit ready timing in FIFO mode (DMA mode ‘1’). 9397 750 11619 Product data UART with 16-byte FIFO and IrDA encoder/decoder DATA BITS (5-8) D0 ...

Page 43

Philips Semiconductors IRTXA–IRTXD Fig 23. Infrared transmit timing. IRRXA–IRRXD Fig 24. Infrared receive timing. 9397 750 11619 Product data UART with 16-byte FIFO and IrDA encoder/decoder UART FRAME DATA TX BIT TIME RX BIT TIME ...

Page 44

Philips Semiconductors 11. Package outline PLCC44: plastic leaded chip carrier; 44 leads pin 1 index DIMENSIONS (mm dimensions are derived from the original inch dimensions) A ...

Page 45

Philips Semiconductors LQFP48: plastic low profile quad flat package; 48 leads; body 1 pin 1 index DIMENSIONS (mm are the original dimensions) A ...

Page 46

Philips Semiconductors DIP40: plastic dual in-line package; 40 leads (600 mil pin 1 index 1 DIMENSIONS (inch dimensions are derived from the original mm dimensions UNIT max. min. max. 1.70 mm 4.7 ...

Page 47

Philips Semiconductors 12. Soldering 12.1 Introduction This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our Data Handbook IC26; Integrated Circuit Packages (document order number 9398 652 ...

Page 48

Philips Semiconductors – for packages with a thickness – for packages with a thickness < 2.5 mm and a volume • below 235 C (SnPb process) or below 260 C (Pb-free process) for packages with a thickness < 2.5 mm ...

Page 49

Philips Semiconductors 12.4 Package related soldering information Table 28: Mounting Through-hole mount Surface mount For more detailed information on the BGA packages refer to the (LF)BGA Application Note [1] (AN01026); order a copy from your Philips Semiconductors sales office. [2] ...

Page 50

Philips Semiconductors 13. Revision history Table 29: Revision history Rev Date CPCN Description 05 20030619 - Product data (9397 750 11619); ECN 853-2366 30027 of 16 June 2003. Modifications: • Figure 9 “Crystal oscillator connection.” on page added connection with ...

Page 51

Philips Semiconductors 14. Data sheet status [1] Level Data sheet status Product status I Objective data Development II Preliminary data Qualification III Product data Production [1] Please consult the most recently issued data sheet before initiating or completing a design. ...

Page 52

Philips Semiconductors Contents 1 General description . . . . . . . . . . . . . . . . . . . . . . 1 2 Features . . . . . . . . . ...

Related keywords